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1 Introduction
GaN-based ’High Electron Mobility Transistors’ (HEMT) have made tremendous progress since
their demonstration in 1993 [1]. After years of university and industrial research, GaN-based
transistors and amplifiers emerged to a mature commercial product which is part of the portfolio
of various companies today1. Two markets are the current major driving forces towards further
material and device improvement: The wireless communication market on the one hand with
its ever increasing demand for speed and data transmission rate, targeting high efficiency RF
power amplifiers up to W-band frequency range (75-110 GHz), as well as the recent upsurge of
the power electronics market on the other hand, heading for DC-DC converters, automotive
application etc. Last but not least, traditional military applications such as radar transmitters,
missiles, and satellites are another vehicle for the continuous progress of GaN-based transistor
technology.
Fabrication of high-power and high-frequency transistors requires semiconductor materials
with both, large breakdown voltage and high electron velocity. These requirements can be
fulfilled by compound semiconductors such as Si/SiGe, GaAs, SiC and GaN due to their
large low-field mobilities, high maximum electron saturation velocities, and large electron
concentration. The Johnson’s figure of merit (JFOM [2]), often being referred to as a measure
for a semiconductors’ power-frequency capability as a function of its specific material properties,
is listed in tab. 1.1 along with major properties of the corresponding materials.
Among the semiconductors listed in tab. 1.1, GaN provides excellent material properties,
enabling the fabrication of high-power, low-noise heterostructure field effect transistors (HFET)
with nearly ideal power-added efficiency. AlGaAs/InGaAs-based pseudomorphic MODFET,
on the other hand, suffer from relatively low RF power capability, whereas SiC-based devices
come along with relatively poor amplifier noise performance in addition to high substrate costs.
1 E. g. http://www.nitronex.com, http://www.ums-gaas.com or http://www.azzurro-semiconductors.com.
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Diamond is of rather scientific interest, although it provides superior material properties which
are reflected by the highest JFOM within the semiconductors listed here.
In addition to the features listed in tab. 1.1, GaN provides high physical robustness and
can thus sustain harsh environments in terms of aggressive chemistry and/or high operating
temperature. However, nitride semiconductors such as GaN do not feature native substrates,
but require epitaxial growth on ’foreign’ substrates such as SiC, Al2O3 or Si. Therefore, material
quality can suffer from lattice mismatch and from different thermal expansion coefficients, both
of which are detrimental for the achievable device performance.
The maturity and excellent performance of AlGaN/GaN heterostructure field effect transistors
(HFET) have led to remarkable microwave and millimeter-wave performance. Although the
record levels belong to GaN structures grown on SiC substrates, e.g. 22 W/mm of RF power
in Ku-band frequency range (13.7 GHz) with 26.8% PAE and 7.6 dB linear gain at 32 V
drain voltage [4], the demand for low-cost and large-area substrates has led to considerable
improvements in epitaxial growth and device performance of GaN-on-Si HEMT: 203 W output
power at 2.5 GHz, 16.9 dB linear gain and a power added efficiency (PAE) of 64% with 50 V
drain voltage [5] or 1.8 W/mm of RF power at 40 GHz with 18.5% PAE and cutoff frequencies
fT /fmax = 75/118 GHz were demonstrated [6]. In the light of such state-of-the-art performance
levels, which was considered impossible only a few years ago, Si substrates have emerged as a
highly attractive alternative not only because of their low price and their ’unlimited’ availability
in large-area wafer sizes (ě 200 mm).
In spite of all progress in material and device development, there are still technological
Table 1.1: Room temperature material properties and Johnson’s figure of merit (JFOM) of
common (compound) semiconductors [3].
Si GaAs 4H-SiC GaN Diamond
Bandgap Eg (eV) 1.12 1.42 3.26 3.39 5.45
Relative dielectric constant εr 11.8 13.1 10.0 10.4˚ 5.5
Carrier mobility µn (cm2/Vs) 1350 8500 700 >2000a 1900
Saturation velocity vsat (107cm/s) 1.0 1.0 2.0 2.7˚ 2.7
Breakdown field EBr (MV/cm) 0.3 0.4 3.0 3.3 5.6
Thermal conductivity Θ (W/cm K) 1.5 0.43 3.3-4.5 1.3 20.0
Johnson’s figure of merit JFOM = EBrvsat2pi 1.0 2.7 20 27.5 50
a Carrier mobillity in the two-dimensional electron gas (2DEG).
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obstacles which need to be overcome. Regarding transistor properties, DC-to-RF dispersion
and excessive gate leakage current are the most constraining factors with respect to microwave
performance and reliability. DC-to-RF dispersion has been tackled to a large extend by
application of a surface passivation layer in 2000 [7] and introduction of field plate technology
in 2003 [8, 9]. Excessive gate leakage current, on the other hand, was successfully suppressed by
the invention of the metal-insulator-semiconductor HFET (MISHFET) architecture by Khan et
al. in 2000 [10]. This technological concept and its impact on resulting transistor parameters is
the main focus of this work.
In contrast to regular HFET, in which the gate is implemented as a Schottky contact directly
on top of the semiconductor, the gate metal of the MISHFET is isolated from the AlGaN
barrier layer by means of a thin insulating, in most cases dielectric layer. Such a thin gate
insulator allows for extremely low gate leakage current. In addition, it was demonstrated
that insulating gate III-N devices can exhibit superior overall device performance compared to
regular AlGaN/GaN HFET [11, 12].
Although nearly the entire spectrum of available oxides and nitrides has been proposed and
utilized as a GaN MISHFETs gate dielectric to date, neither a preferred dielectric material nor
the actual requirements on its properties have been established so far. In addition, the choice
of an optimum insulator thickness causes a trade-off between sufficient gate insulation on the
one hand and reasonable RF transistor performance on the other hand. Last but not least,
even the demands on deposition techniques along with an appropriate surface preparation have
not been entirely resolved.
In this work, all preceding topics are addressed and studied in detail. Chapter 2 introduces
the fundamental material properties of nitride semiconductors, focussing on GaN and AlGaN
in particular. The principle as well as basic features and drawbacks of HFET and MISHFET
are presented in chapter 3, followed by fundamentals of device processing in chapter 4.
Experimental results of MISHFET with various gate dielectrics are presented in chapters 5
and 6. Chapter 5 deals with technological aspects, processing approaches and implications
for MISHFET device fabrication in contrast to HFET processing. Chapter 6 then presents
experimental MISHFET series using different gate insulators of different thicknesses after
introducing the theoretical model for the application of a dielectric onto (Al)GaN (sec. 6.1).
Finally, summary and outlook for future work are given in chap. 7.
2 Fundamentals
In this chapter, material properties and features of the group of III-V nitrides will be introduced.
Polarization properties and, accordingly, the large polarization discontinuity associated with
GaN-based heterointerfaces are significant with regard to the formation of the two-dimensional
electron gas (2DEG). The essential properties of the 2DEG, carrier density and carrier mobility,
will be described in detail. The fundamentals presented in this chapter are inevitable for the
understanding of operation and principle of the heterostructure field effect transistor (HFET).
2.1 Crystal structure
The favorable crystal configuration of nitride-based compound semiconductors is the thermody-
namically stable hexagonal Wurtzite structure, which is illustrated in fig. 2.1. The hexagonal
unit cell is characterized by the lattice parameters a and c with c commonly corresponding
to the direction of growth. The configuration consists of alternating biatomic closed-packed
(0001) planes of metal and N pairs, stacked in an ABAB sequence. As a consequence, each
atom of species A is surrounded by four adjacent atoms of species B located at the edges of
a tetrahedon. Due to this configuration, the wurtzite crystal exhibits neither axis nor point
symmetry, i.e. it exhibits no inversion symmetry [13].
The binding characteristic of the wurtzite modification is heteropolar, consisting of ionic
and (dominating) covalent portions. Due to the different electronegativities of Ga, Al and
In compared to N, binding electrons are shifted towards the N atoms, resulting in remanent
microscopic dipoles in [0001] direction of the crystal [14]. The strong binding energies of
the wurtzite crystal configuration provide superior chemical and thermodynamical stability.
For instance, operation of AlInN-based HFET up to 1000 °C without subsequent permanent
degradation has been demonstrated by Medjdoub et al. [15].
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Figure 2.1: Schematic of the wurtzite crystal structure with the characteristic lattice constants
a and c. Owing to the displacement of binding electrons towards the N atoms, a remanent spon-
taneous macroscopic polarization exists parallel to the [0001] direction.
2.2 Epitaxial growth
Up to date, fabrication of gallium nitride films is still a very exhausting and challenging procedure.
Nitride semiconductors do not feature native substrates, notwithstanding considerable efforts to
produce them. Classical melt growth such as the Czochralski method for silicon is not feasible
due to the large vapor pressure of N on AlN, GaN and InN, coupled with low solubility of N in
the molten metal at reasonable temperature and pressure [16].
The most common technique for the fabrication of GaN and its alloys is epitaxial growth1.
Within the three main techniques of epitaxy, namely hydride vapor phase epitaxy (HVPE) [17],
molecular beam epitaxy (MBE) [18] and metal organic chemical vapor deposition (MOCVD,
also denoted by metal organic vapor phase epitaxy (MOVPE)) [19], the latter is the most
established growth technique to date. It features numerous advantages such as high crystal
quality, precise thickness controllability (down to monolayer accuracy), sharp (atomic) interfaces,
high homogeneity, good surface morphology and, last but not least, multi-wafer growth [3] (up
1 The name ’epitaxy’ originates from the greek epi (meaning ‘identical’) and taxis (meaning ‘well-ordered’).
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to 5 times 8" wafer in a single run or, accordingly, 8 times 6", 14 times 4" or 56 times 2"2.).
Ternary or quaternary alloys can easily be fabricated by activating the corresponding source
gas lines.
2.3 Electrical properties of (Al)GaN
The room temperature bandgap of the group III nitrides can be varied in a wide range from
0.7 eV (InN) surpassing 3.39 eV (GaN) up to 6.2 eV (AlN) by means of their binary, ternary or
even quaternary alloys [20]. As group III nitrides and their alloys are direct band semiconductors,
these semiconductors also enable solid state lighting applications such as light emitting diodes
(LED) and laser diodes (LD) in the entire range of wavelengths from the visible down to deep
UV.
The bandgap of AlxGa1´xN, which is mainly used as barrier layer in this work, is [21]
EgpAlxGa1´xNq “ r6.13x` 3.42 p1´ xq ´ x p1´ xqs eV (2.1)
where x is the Al mole fraction. The relative dielectric constant of ternary alloys is usually
approximated linearly between the binary alloys involved. However, while the relative dielectric
constant of GaN is well known (around 10.4 (ref. [22]) or 10.28 (ref. [23])), inconsistent reports
exist for the relative dielectric constant of AlN, varying from 8.5 [24], surpassing 9.14 [25] and
9.2 [26] up to 10.31 [23]. With εr = 8.5, the relative dielectric constant of AlxGa1´xN follows
to3 [20]
εrpAlxGa1´xNq “ 10.4´ 1.9x (2.2)
2 See e.g. www.aixtron.com, datasheet of the state-of-the-art AIXTRON G5 HTMOCVD reactor for GaN-based
materials, lastly retrieved on 11/22/2010.
3 Other formulae given by Ambacher et al. are either based on the higher εr of AlN of 10.31 ([21]) or, wrongly,
on the perpendicular, not the parallel εr of the GaN crystal (with respect to the c-axis of the crystal) [27]
and should thus not be used.
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2.4 Polarization at the AlGaN/GaN heterointerface
The displacement of binding electrons towards the nitrogen atoms in the Wurtzite structure, as
discussed in the preceding chapter, leads to the formation of molecular dipoles in the material
which in turn give rise to a remanent macroscopic spontaneous polarization ~Psp along the
c-axis of the crystal [28]. In addition, a piezoelectric polarization ~Ppz can be introduced into
the crystal by elastic strain due to the lack of inversion symmetry. A large total polarization,
i.e. constructive addition of ~Psp and ~Ppe, is favourable for fabrication of AlGaN/GaN-based
heterostructure field effect transistors (HFET) as will be shown in the following.
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Figure 2.2: a) AlGaN/GaN heterostructure with its polarization components. b) Sum of polar-
ization components at the surface and interfaces. The additional piezoelectric polarization of the
pseudomorphically strained AlGaN barrier gives rise to a pronounced polarization discontinuity
at the AlGaN/GaN heterointerface, leading to a fixed interface charge σH .
A typical AlGaN/GaN heterostructure used for the fabrication of HFET is shown in fig. 2.2 a).
It consists of a thick („2 µm) unstrained (“relaxed”) GaN buffer layer, followed by a thin
(„20 nm) AlGaN barrier layer with larger bandgap. Owing to the different lattice constants of
buffer and barrier layer, the AlGaN barrier is under tensile elastic strain (“pseudomorphic”)
to conform to the GaN buffer. This results in a piezoelectric polarization component ~Ppz in
c-direction. The sign of ~Ppz depends on the polarity of the crystal (Ga-face or N-face) and
whether the material is under tensile or compressive strain [27].
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The specific polarization components of buffer and barrier layer of the AlGaN/GaN het-
erostructure are illustrated in fig. 2.2 b). Here, the polarization components sum up construc-
tively along the c-axis of the crystal, leading to a total polarization of ~P “ ~Psp ` ~Ppz. As a
result, a large polarization discontinuity persists at the AlGaN/GaN heterointerface, which
gives rise to a fixed sheet charge σint at the AlGaN/GaN interface: [21]
σint “ PGaN ´ PAlGaN
“ Psp,GaN ´ pPsp,AlGaN ` Ppe,AlGaN q (2.3)
2.5 Two-dimensional electron gas (2DEG)
The different band gap of GaN buffer and AlGaN barrier gives rise to band discontinuities
of both, valence band and conduction band, at the heterointerface. The conduction band
discontinuity (∆EC) causes the conduction band edge (EC) to form a triangular potential well
underneath the Fermi level EF with quantized subband energy levels (see fig. 2.3 b). Electrons
are accumulated in this potential well in order to compensate σint. Owing to their very high
lateral mobility, these electrons are referred to as ’two-dimensional electron gas’ (2DEG). For
the fabrication of heterostructure field effect transistors (HFET), which will be subject of
chapter 3, the 2DEG serves as the conductive channel between source and drain. Electron
densities nS as high as several 1013 cm´2 can be achieved even without additional doping of
the (Al/In)GaN barrier. A more detailed analytical discussion regarding the formation of the
2DEG is given in sec. 6.1.
The question of the origin of the electrons was subject of a vital debate in the past. Morkoç
even denominates it "the holy grail of GaN/AlGaN heterostructures" [20]. On the basis of exper-
imentally observed dependence of 2DEG density on AlGaN barrier thickness and composition,
it was first assumed that electrons in the quantum well are provided by the AlGaN barrier [29].
On the contrary, Jang et al. found oxygen impurities, predominantly located at the surface
of an AlGaN barrier layer, to be the source of the free 2DEG electrons. [30]. Finally, the
semiconductor surface in general or, more precisely, donor-like surface states are suggested to
be the (main) source of the 2DEG electrons [31]. This explanation is by now widely accepted
in the community, even in spite of a still lacking overall comprehensive physical understanding
of the formation phenomenon as such [20, 32, 33, 34, 35, 36].
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Figure 2.3: a) Heterostructure cross section and polarization as shown in fig. 2.2. b) According
conduction band structure of the heterostructure. In thermodynamic equilibrium, the conduction
band drops below the Fermi level at the heterointerface, constituting a discrete potential well
for the two-dimensional electron gas (2DEG). ∆EC denotes the conduction band offset between
AlGaN barrier and GaN buffer.
The interrelation between 2DEG and semiconductor surface properties becomes obvious, too,
in the light of the 2DEG’s strong sensitivity to any surface treatment. For instance, it turned
out during this work that the 2DEG charge profile, measured by C-V profiling, considerably
changed after a simple sample’s cleaning step with standard solvents. Dietrich [37] pointed out
that breathing upon the surface of a heterostructure can even double its sheet resistance. Last
but not least, a passivation of the surface, which will be discussed in detail in sec. 3.4, typically
causes a remarkable increase of nS of up to several 1012 electrons per cm2.
Excursus: Determination of the sheet carrier density
In practice, nS is commonly determined by means of Hall effect measurements. Unless otherwise
noted, such measurements are typically performed on structures without additional gate contact,
which means that the carrier density of the as-grown heterostructure with its “free” (uncovered)
surface is measured. However, application of a gate metallization can severely alter the
characteristics of the former free surface by changing the surface potential (which becomes the
barrier height between metal and semiconductor) or by introducing traps or physical damage
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[38]. To correctly reflect the conditions inside actual devices, gated Hall structures would have
to be used. Not least, gated Hall structures enable gate voltage-dependent determination of
the sheet carrier density nS .
Another technique to derive nS is capacitence-voltage (C-V) measurements. By usage of
a mercury profiler, C-V measurements can be performed on unprocessed wafers without the
demand for fabricating test structures as is necessary for Hall measurements [27, 39]. By means
of the ’differential capacitance-voltage profiling’ technique, the (apparent4) space-resolved
(meaning depth-resolved here) carrier profile of the heterostructure can be determined [39].
Lastly, nS can be calculated by usage of the ’integral capacitance technique’ [39], in other
words, by integration of a measured C-V curve:
nSpVgq “ 1
q ¨A
Vgż
VďVth
CpV qdV (2.4)
with A being the area of the gate. Since this method can be performed on real transistor gates,
it offers insight into the sheet carrier concentration underneath the gate contact as a function
of gate bias5. However, the gate area A of a transistor gate is small compared to its perimeter,
thus the measurement is distorted by excessive stray capacitance. This method is thus usually
performed on large-area circular Schottky or MIS diodes (see sec. 4.2).
4 The accuracy of this method is distorted due to the intrinsic Debye length limitation, therefore it yields only
an “effective” or “apparent” carrier concentration profile [40].
5 While the lower integration limit is set to threshold voltage or below, i.e to a voltage where nS and
the capacitance are basically zero, the upper integration limit can be set arbitrarily, which enables gate
voltage-dependent determination of nS .
3 The (metal insulator semiconductor) heterostructure
field effect transistor ((MIS)HFET)
In this chapter, the principle of the heterostructure field effect transistor (HFET) as well as
the metal insulator semiconductor HFET (MISHFET) will be illustrated. After discussion
of physical layout, basic DC parameters will be presented in sec. 3.1. RF properties such as
small-signal characteristics as well as DC-to-RF dispersion comprising trapping effects are
subject of secs. 3.2 and 3.4. Particular attention is paid to advantages of the MIS approach,
namely in terms of gate leakage current and passivation effect in secs. 3.3 and 3.4.
The principle of the HFET was introduced in 1980 for the first time on the basis of an
GaAs/n-AlGaAs heterojunction [41]. The designation to as “high electron mobility transistor”,
which is used synonymical in literature, results from the very high lateral mobility of the 2DEG
channel electrons as one of the most exciting features of GaN- and GaAs-based heterostructures.
The designation to as “gas” implies nearly unhindered (lateral) mobility of the channel electrons
at the AlGaN/GaN interface. Among the highest mobilities recently measured in AlGaN/GaN
2DEG are 2105 cm2/Vs [42], 2170 cm2/Vs [43], and 2215 cm2/Vs [44]. The high 2DEG mobility
along with its large carrier density allows for the fabrication of high-power GaN-based HFET
which feature both, high current levels at high-frequency operation at remarkable current
levels.
The concept of the GaN-based MISHFET1 was first introduced by Khan et al. in 2000
[10]. The principle itself is very straightforward: In contrast to regular HFET, in which the
gate represents a Schottky contact directly on top of the semiconductor, the gate metal of the
MISHFET is isolated from the AlGaN barrier layer by means of a thin dielectric film. Both
1 When an oxide is used as gate dielectric, e.g. SiO2 or Al2O3, the MISHFET is also referred to as MOSHFET
(metal oxide semiconductor HFET). Furthermore, the designations MISHEMT, MOSHEMT or, less common,
“Insulated gate HFET” (IGHFET) are common as well.
12
3 The (metal insulator semiconductor) heterostructure field effect transistor ((MIS)HFET) 13
transistor designs are illustrated in fig. 3.1. Actually, the realization of MISHFET requires just
two additional processing steps compared to the standard HFET processing: Deposition of the
gate dielectric and subsequent opening of the ohmic contacts (if they were also covered with
the gate dielectric, which is typically the case).
Al Ga Nx 1-x
DGS
GaNbuffer
Substrate
Al Ga Nx 1-x
D
G
S
GaN buffer
Substrate
Gate dielectric
HFET MISHFET
Figure 3.1: Design of HFET (left-hand side) and MISHFET (right-hand side). The thin dielec-
tric layer, present beneath the gate contact of the MISHFET, provides effective suppression of
gate leakage current.
The two-dimensional electron gas is the outstanding feature of both, HFET and MISHFET.
It constitutes the conducting path between source and drain. Since the conducting 2DEG is
present without any gate voltage applied, this type of field effect transistor is referred to as
“depletion mode” or “normally-on” device.
A schematic cross section of a HFET with its characteristic physical dimensions is illustrated
in fig. 3.2. Lg and Wg denote gate length and width, respectively, and d is the thickness of the
AlGaN barrier layer. The total source-to-drain distance Lsd is comprised of gate length Lg,
gate-to-source distance Lgs and gate-to-drain distance Lgd. Standard dimension numbers are
given in sec. 4.2. In case of the MISHFET, the gate insulator with its thickness dins has further
to be considered. As indicated in fig. 3.2, the gate is typically displaced towards the source
contact. A short gate-to-source distance LGS is beneficial for a low source resistance RS (see
below), whereas the correspondingly large gate-to-drain separation at the same time enables
high device breakdown voltages.
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Figure 3.2: Schematic cross section of an HFET with its characteristic physical dimensions.
The 2DEG density and thus the channel conductivity is modulated by means of the applied
gate voltage VGS . Fig. 3.3 illustrates the impact of different VGS on the position of the conduction
band in relation to the Fermi level at the heterointerface. (For the sake of convenience, the
principle is illustrated for the HFET exemplarily. To account for the case of MISHFET, another
conduction band offset ∆EinsC has to be considered as illustrated in fig. 6.2, which, however,
does not alter the principle as such.)
With zero gate-source voltage applied, the conduction band lies underneath the Fermi level
and constitutes the triangular 2DEG quantum well (fig. 3.3 a)) as was already discussed in
sec. 2.5. As the gate voltage is decreased, the conduction band Ec is lifted by |q ¨ VGS | relative
to the Fermi level EF . Thus, the potential well becomes shallower, corresponding to a successive
decrease of the 2DEG electron density nS2. At a specific gate voltage, designated as threshold
voltage Vth, the channel is completely pinched, corresponding to the off-state of the transistor
(fig. 3.3 b)).
2 This decrease is actually nearly linear in the range from 0 V down to Vth as can be seen by integration of the
C-V curve (see eq. (2.4) in sec. 2.5).
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Figure 3.3: Principle of operation of the heterostructure field effect transistor. The position
of the conduction band EC relative to the Fermi level EF is shifted in relation to the applied
gate-source voltage, leading to pinch off (b) or further accumulation (c) of the channel electrons.
In case of positive applied gate voltages (fig. 3.3 c)), the potential well becomes deeper, causing
accumulation of additional electrons in the 2DEG. However, the (reasonable) accumulation of
additional 2DEG electrons is limited by onset of excessive gate leakage current and /or by loss
of carrier mobility, caused by substantial alloy scattering rate when the electron wave function
penetrates into the AlGaN barrier [45, 46].
3.1 DC characteristics
In the following, the fundamental HFET DC parameters will be introduced. Corresponding
characterization techniques will shortly be presented in the subsequent section. Initially,
the discussion focusses on the “intrinsic” transistor, physically corresponding to the region
exclusively underneath the gate metallization. The intrinsic transistor is decoupled from
the unavoidable parasitic losses towards each of its three terminals gate, source and drain.
Consideration of these parasitics leads to the accessible, the “extrinsic” transistor.
In order to derive analytical expressions for device behavior, precise knowledge of both,
channel electron density as well as the potential distribution along the channel is necessary, each
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in dependence of the applied drain-source and gate-source voltages. This approach, however,
requires self-consistent solution of Poissons and Schrödingers equation for each biasing condition,
which is tedious and time-consuming. Hence, simplifying models for device behavior have been
developed which reflect the relations in the device with sufficient accuracy, namely the ’gradual
channel approximation’ [47] and the ’charge control model’ [48]. The necessary assumptions
are as follows:
1. Gradual channel approximation
The gradual channel approximation with its simplification relies on the fact that the
transverse field (with respect to the direction of current flow) is much higher than the
longitudinal field, thereby allowing a one-dimensional treatment of the Poisson equation.
Consequently, any lateral extension of the depletion, resulting in a drain bias dependent
effective gate length is ignored. High-field effects, which seriously impact high-voltage
operation of the device are not taken into account.
2. Charge control model
Gate contact and underlaying 2DEG channel are regarded as a simple parallel plate
capacitor, thus a linear relationship between sheet carrier concentration nS and gate-
source voltage VGS is postulated (see also [49, 50]). This approximation is valid for
sufficiently large sheet carrier concentration or, in other words, its validity is limited
towards the threshold voltage Vth [37].
3. Further assumptions
Source and drain resistances are initially neglected. The source potential is taken as
reference potential, thus the potential along the channel is assumed to rise linearly from
0 V at the source side of the gate (V px “ 0q “ 0) to VDS at the drain side of the
gate (V px “ Lgq “ VDS). Furthermore, the barrier layer is regarded to be depleted,
which means that no parasitic conduction path exists in the barrier. Lastly, gate leakage
currents are neglected, i.e. the gate diode is treated in quasistatic way. All considerations
are assumed to be constant along the width of the gate.
With the above simplifying assumptions, the fundamental static device performance equations
can be derived. (A more detailed analysis and derivation of the basic HFET equations can be
found in literature, e.g. in [20, 37].)
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The sheet carrier concentration at an arbitrary point x along the channel depends on gate
voltage VGS , on the portion of the drain voltage at position x, V(x), and on the gate capacitance
via the relative dielectric constant of the barrier εr divided by its thickness d: [49, 51]
nSpxq “ ε0 ¨ εr
q ¨ d ¨ pVGS ´ Vth ´ V pxqq (3.1)
The threshold voltage Vth is expressed by
Vth “ ´q ¨nS ¨ d
ε0 ¨ εr
ˇˇˇˇ
VGS“0 V
“ ´q ¨ nS
CGS
ˇˇˇˇ
VGS“0 V
(3.2)
with CGS being the gate-source capacitance per unit area. The drain current linearly depends
on the sheet carrier concentration via
ID “ q ¨W ¨ nS ¨ vpxq (3.3)
with vpxq being the field-dependent electron velocity at point x in the 2DEG channel. Basically,
this velocity is a function of the low-field carrier mobility µ0 and the electric field in the channel,
Epxq, according to vpxq “ µ0 ¨ Epxq. However, typically a more accurate phenomenological
expression for the velocity-field relationship is used, which neglects the peak in the velocity-field
curve at the transition from constant mobility to the constant (=saturation) velocity regime:
[20]
vpxq “ µ0 ¨ Epxq1` pµ0Epxq{vsatq (3.4)
where Epxq = dV pxqdx . Therefore, the drain current can be expressed as
IDpxq “W ¨ µ0ε0εr
d
pVGS ´ Vth ´ V pxqq dV pxq{dx
1` µ0vsat dV pxqdx
(3.5)
Integration of eq. (3.5) from the source end of the channel (x “ 0) to the drain end of
the channel (x “ Lg) with consideration of the boundary conditions V px “ 0q “ 0 and
V px “ Lgq “ VDS then leads to
ID “W ¨ µ0ε0εrvsat
d
˜
pVGS ´ Vthq ¨ VDS ´ 12V 2DS
vsatLg ` µ0VDS
¸
(3.6)
The drain current reaches its peak value when the drain voltage is increased to the point
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where the field in the channel causes the carriers to reach their saturation velocity vsat. From
eq. (3.6), this maximum (saturation) drain current can be derived to (see details in [37])
IiD,max “W ¨ ε0εrv
2
satLg
2µd
˜d
1` 2 qµnsd
εrε0vsatLg
´ 1
¸2
(3.7)
One of the major performance parameters of an HFET is its transconductance, mathematically
spoken the derivative of the drain current with respect to the gate voltage:
gim “W ¨ εrε0vsd
¨˚
˚˝˚˚
1´ 1d
1` 2 qµnSd
εrε0vsLg
‹˛‹‹‹‚“W ¨ CGS ¨ vs
¨˚
˚˝1´ 1c
1` 2 qµnS
CGSvsLg
‹˛‹‚ (3.8)
It is a measure for the effectiveness of the device controllability and significantly determines
the high-frequency performance of the transistor.
Up to here, all parameters are derived from the intrinsic transistor. The transition to the
extrinsic device requires consideration of the according parasitic losses. In particular, the source
resistance RS significantly decreases both, channel current and transconductance. RS gives
rise to a current feedback loop and limits the extrinsic transconductance gm compared to its
intrinsic value gim according to
gm “ g
i
m
1`RS ¨ gim (3.9)
In case of MISHFET, the additional dielectric underneath the gate metallization considerably
affects virtually all device parameters such as drain current, threshold voltage, transconductance
etc. The device controllability is impeded by the increased gate-to-channel separation, which
in theory leads to lower transconductance as well as larger absolute threshold voltage. In
eq. (3.2) and eq. (3.8), the gate-source capacitance has to be replaced by the capacitance of the
MISHFET’s AlGaN-insulator bilayer system C 1GS , leading to expressions for the MISHFETs
threshold voltage Vth,MIS and intrinsic transconductance gim,MIS :
Vth,MIS “ ´q ¨nS,MIS
C
1
GS
ˇˇˇˇ
VGS“0V
(3.10)
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gim,MIS “W ¨ C 1GS ¨ vs
¨˚
˚˝1´ 1c
1` 2qµnS,MIS
C
1
GSvsLg
‹˛‹‚ (3.11)
where nS,MIS is the 2DEG sheet carrier density of the MISHFET.
To illustrate the gradient of Vth,MIS and gm,MIS as a function of insulator thickness, both
curves were calculated theoretically on basis of the above equations (using Si3N4 as a gate
dielectric). As shown in fig. 3.4, the absolute value of Vth,MIS increases in proportion to the
gate capacitance decrease, whereas gm,MIS decreases nonlinearly according to eq. (3.11).
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Figure 3.4: Calculated threshold voltage and transconductance of a MISHFET with Si3N4 gate
dielectric as a function of gate insulator thickness dins. To derive the extrinsic transconductance,
a specific source resistance of 2 Ω mm was chosen for the calculation.
As a matter of fact, MISHFET with even higher transconductance compared to reference
HFET were occasionally reported in literature [12, 52, 53, 54]. It was found that such MISHFET
feature an increased carrier drift mobility µd and/or carrier velocity vs, which is typically
attributed to screening of remote Coulomb scattering [12, 52, 55].
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Figure 3.5: Schematic transfer curve (a) and output characteristic (b) of an HFET with charac-
teristic device parameters.
Many of the characteristic parameters of an HFET can be extracted from its transfer curve
as illustrated exemplarily in fig. 3.5 a). Among the numerous techniques proposed for the
derivation of the threshold voltage Vth of an FET [39, 56], the extraction method using linear
extrapolation of the drain current curve to ID = 0 mA/mm has been used in this work because
it has proven to deliver good agreement with theory in general and with the assumptions of
the charge control model in particular. The method is illustrated in fig. 3.5 a) as well: at the
point of highest transconductance gm,max, indicated by VGS = VGS,gm,max , a tangent is applied
to the drain current curve, whose intercept with the x-axis defines the threshold voltage of the
device.
This method is readily applicable on the recorded measurement files and is part of the
semi-automatic data extraction tool ’generate’3 as well as an analytic data extraction script for
the statistical data analysis software JMP™, which has been utilized and improved during this
work.
In the case of MISHFET, the theoretically to be expected Vth,MIS can be determined by
using the threshold voltage of a reference HFET Vth as well as the gate source capacitance ratio
3 By courtesy of Dr. Ron Dietrich [37].
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of HFET and MISHFET: [57] 4
Vth,MIS “ Vth ¨ nS,MIS
nS
¨ CGS
C
1
GS
(3.12)
The drain saturation current ID,sat (see fig. 3.5 a)) is defined at zero gate voltage. The
maximum achievable drain current ID,max is in practice taken at the point of largest tolerable
gate (leakage) current (typical definition: Ig ď 1 mA{mm), because the sheet carrier density
nS and thus the drain current of a transistor further increase with increasing gate voltage5
It has to be noted that in literature, the gate (leakage) current is mostly not separated from
the measured “drain current”, also resulting in a further (apparent) increase of ID,max with
increasing gate voltage.
The quotient of maximum drain current ID,max versus the off-state current ID,off (taken at
twice the threshold voltage in this work) is defined as the transistors’ on-off ratio.
Provided that the transconductance of a HFET is sufficiently high, the gate voltage swing
(GVS) is occasionally referred to as a measure for device linearity. The GVS is defined as
the voltage range in which gm,max drops by 10% (see fig. 3.5) [57, 59, 60], therefore a “larger
GVS suggests a better linear behavior (...) from which a smaller intermodulation distortion, a
smaller phase noise and a larger dynamic range could be expected” [61]. A large GVS is thus
preferable for practical amplifier applications.
From the output characteristic (fig. 3.5 b), knee voltage Vknee and breakdown voltage VBr
can be identified, the former determined by the transition from linear regime to saturation
region, the latter representing the stability limit of the device. These two parameters define
the maximum voltage swing (∆V “ VBr ´ Vknee), which, in conjunction with the maximum
current swing (∆I “ ID,max ´ 0), directly determine the maximum achievable linear RF
4 This formula, however, neglects an interface trapped charge σT which possibly exists at the insulator/AlGaN
interface (see sec. 6.1.2). Such interface trapped charge would need to be considered via an additional
correction term σT /
C
1
GS
[58].
5 The increase of drain current is limited, however, by the decrease of carrier velocity v at higher electric fields.
Moreover, the carrier mobility decreases as well as the electron wave function penetrates into the AlGaN
barrier, thus causing substantial alloy scattering rate [45, 46].
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output power in class-A operating mode: [20]
PRF,max “ ∆I ¨∆V8 “ ID,max ¨
VBr ´ Vknee
8 (3.13)
Furthermore, the on-resistance Ron of the transistor can be extracted from the linear region
of the output characteristic, which, however, was not explicitly carried out in this work. The
slope of the ID curves in saturation region is caused by self-heating during device operation,
and its magnitude effectively depends on the thermal conductivity of the substrate.
3.2 Small-signal characteristics
Small-signal analysis can be used to determine RF device parameters in a circuit environment
such as the current gain cutoff frequency (fT ) and the maximum oscillation frequency (fmax),
which are described in the following. Small-signal configuration means that the transistor is
biased in saturation region, i.e. a small input signal will produce approximately a linear response
in the drain-source current. The device under test (DUT) is treated as a two-port network
(see fig. 3.6), whose inputs and outputs are linked by a set of complex network representation
parameters, denoted by scattering parameters (S-parameters):
b1 “ s11a1 ` s12a2
b2 “ s21a1 ` s22a2 (3.14)
The parameters a1 and b1 represent amplitude and phase information of incident and reflected
power at the input port of the DUT, respectively. Similarly, a2 and b2 represent the incident
and reflected power at the output port of the DUT with their amplitude and phase information.
Two-port
network
S
a
1
b
1
a
2
b
2
Figure 3.6: A two-port network indicating the incident and reflected power at the input and
output during measurement.
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sij are the elements of the scatter matrix S, where i and j indicate where the RF power enters
and emerges, respectively. For instance, the parameter s11 is the input reflection coefficient of
the network, whereas s21 represents the forward transmission through the network. Analogous,
s22 is the output reflection coefficient, and s12 the reverse transmission coefficient.
A two-port network as shown in fig. 3.6 can be described by h-, y-, and z-parameter sets
as well. The S-parameter matrix, however, is advantageous because it does not rely on short
or open circuits to determine the matrix elements, a requirement, which is not necessarily
applicable at high frequencies as used for GaN HFET. Moreover, h-, y-, or z-parameters can
readily be deduced from the S-parameters [62].
The scatter matrix elements are typically determined from specific measurements, in this
work performed by an HP 8510 vector network analyzer. During this procedure, the DUT
is represented by an appropriate equivalent circuit, whose components are assumed to be
frequency-independent. However, any phase shift introduced by the measurement setup6 must
be accounted for, therefore the accuracy of the measurement largely relies on a thorough
calibration.
Fig. 3.7 shows the small-signal equivalent circuit of an HFET. The indices G, S, and D account
for gate, source and drain terminal, respectively. The intrinsic transistor, i.e. the area solely
underneath the gate contact, is emphasized by a dashed blue box. Here, the voltage-controlled
current source gim ¨V iGS indicates the amplifying property of the device. Towards gate, sorce and
drain contacts, ohmic and inductive parasitics Ri, Li, and Cij have to be considered, leading to
the extrinsic transistor.
To estimate the high-frequency performance of an HFET, the two characteristic frequencies
fT (“current gain cutoff frequency”) and fmax (“maximum oscillation frequency”) are typically
considered as a kind of benchmark. The former is the frequency at which the current gain is
equal to one (corresponding to 0 dB), the latter at which the power gain is equal to one. On
the basis of static DC characterization, fT and fmax can be described by
fT “ gm2pi pCGS ` CGDq «
gm
2piCGS
(3.15)
6 Even an impedance-matched line does cause a phase shift at high frequencies.
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Figure 3.7: Small-signal equivalent circuit of an HFET (after [37]). The dashed blue box indi-
cates the intrinsic device, whereas consideration of parasitics leads to the extrinsic transistor.
fmax “ fT
2
b
1` rRS `RGsR´1D ` 2 pCGD{CGSq rpCGD{CGSq ` gm pRS `RDqs
« fTapRS `RGq{RD (3.16)
with the equivalent circuit elements CGS , CGD, RS , RG, RD and the extrinsic conductance gm.
Since CGD is typically much smaller than CGS , it can be basically neglected leading to the
approximations also given in equations 3.15 and 3.16.
In practice, fT and fmax are determined metrologically by means of the device’s S-parameters.
fT can be extracted from the current gain h21, i.e. the ratio of output current i2 versus input
current i1 with short-circuited output (v2 = 0). h21 can be determined from the S-parameter
matrix elements according to
h21 “ ´2s21p1´ s11qp1` s22q ` ps21s12q (3.17)
Extrapolation of |h21|2 versus frequency towards 0 dB leads to fT , whereas (fmax) follows
from the analogous extraction of the “maximum unilateral power gain (MUG)” towards 0 dB.
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MUG, in turn, can be derived from the S-parameters as well by
MUG “ |s21 ´ s12|
2
1´ |s11|2 ´ |s22|2 ` |detpSq|2 ´ 2Reps12s21q
(3.18)
3.3 Gate leakage current
One of the most important features of the MISHFET is the suppression of gate-leakage
current Ig,leak. Excessive gate leakage currents lead to device degradation and thus to limited
robustness and lifetime [63]. Electrical breakdown in AlGaN/GaN HFET is widely considered
to be triggered by gate leakage current [64], thus suppression of gate leakage also improves
the device breakdown voltages [54, 65]. Moreover, gate leakage current also aggravates current
collapse, since trapping states are charged by gate tunneling injection (see sec. 3.4).
The energy barrier ΦB between gate metal and semiconductor is made up of the gate metal
work function7 Φm and the semiconductor electron affinity χ according to [66]
q ¨ ΦB “ q ¨ pΦm ´ χq (3.19)
As is generally known, electrons can overcome this potential barrier by means of thermionic
emission, field emission and thermionic field emission, the latter two also being referred to as
“tunneling” [66].
Gate leakage current in AlGaN/GaN-based HFET was studied by many groups [67, 68, 69,
70, 71, 72, 73, 74], although a complete model which entirely describes the numerous electron
transport mechanism possibly involved is still missing. However, there is consensus about the
main sources of leakage current as will be outlined in the following.
The band diagram of an AlGaN/GaN Schottky diode biased in forward and reverse direction
is depicted in fig. 3.8. In forward biasing, the I-V behavior is governed by thermionic emission
and/or thermionic field emission [70]. In the reverse biasing region, gate leakage currents
are predominantly driven by a tunneling mechanism. Thermionic field emission was found to
dominate at room temperature, whereas pure field emission occurs above „500 K [71].
7 Provided that the Fermi level at the semiconductor surface is not pinned.
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Figure 3.8: Band diagram of the reverse (left-hand side) and forward (right-hand side) biased
Schottky gate with the specific current conduction mechanism according to the model given in
ref. [38]. Em = q¨φm denotes the particular peak energy at which the current transport across
the barrier becomes maximum.
In addition, it was found that defect donors at the AlGaN surface [70] and dislocations in
the AlGaN barrier layer (screw and/or threading dislocations [73]) possibly promote tunneling
currents. Such defect-related trap states alleviate electrons to travel from one isolated state to
another adjacent state. In that way, electrons do not tunnel directly from the gate metal into
the 2DEG channel, but take advantage of these intermediate states within the band gap of the
AlGaN barrier. Such step-by-step conduction mechanism are also referred to as “trap-assisted
tunneling” [75] or “hopping conduction” [66].
Since experimentally observed gate leakage currents in both biasing regimes were found to be
significantly larger than predicted by the aforementioned models, Hasegawa et al. introduced
the ’thin surface barrier (TSB)’ model, which assumes an (unintentional) high density of defect
donors at the or in close proximity to the AlGaN surface which cause an effective reduction of
the Schottky barrier height [38].
By insertion of a gate dielectric between AlGaN barrier and gate metallization, the situation
becomes different. The gate becomes a MIS (or MOS) structure instead of the Schottky barrier
gate of the regular HFET. Although the conductance of an ideal MIS diode is assumed to be
zero, impurities of the insulating dielectric such as mobile ions, open (dangling) bonds or voids
caused by not fully coalesced layers give rise to carrier transport through the insulator.
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Nevertheless, gate leakage currents of MISHFET are suppressed by as much as several orders
of magnitude compared to regular HFET with similar gate dimensions. Physically, electrons
experience an increased barrier height and width in both biasing regions, provided that the
dielectric is sufficiently thick not to be ’transparent’ for tunneling current flow [66].
To account for leakage current through the gate insulator, other electron transport mechanism
such as Poole-Frenkel (PF) emission and Fowler-Nordheim (FN) tunneling come into play.
Poole-Frenkel emission occurs “due to field-enhanced thermal excitation of trapped electrons into
the conduction band” [66], which means that it directly depends on the trap density n0, thus
the quality of the gate insulator. The analytic expression for Poole-Frenkel emission current is
[20]
JPF “ qn0µE ¨ exp
¨˝
´
q
´
ΦPF ´
a
qE{piεi
¯
kBT
‚˛, (3.20)
where E is the applied electric field, ΦPF is the ionization potential of the traps, εi is the relative
dielectric constant of the insulator, kB is the Boltzmann constant and T the temperature.
Fowler-Nordheim tunneling, on the other hand, strongly depends on the applied voltage,
whereas the temperature dependency is essentially negligible: [66]
JFN 9 E2 ¨ exp
˜
´4
?
2m˚ pqΦBq3{2
3qh¯E
¸
(3.21)
Here, h¯ is Planck’s quantum and ΦB is the barrier height. The dependency of FN current on
barrier height implies that gate insulators with a large bandgap (and thus a larger potential
barrier to (Al)GaN) are expected to suppress FN tunneling currents more effectively than
insulators with smaller bandgap, even though the actual band alignment between the specific
dielectric and semiconductor has to be considered. Consequently, it is postulated that an
appropriate insulator must provide a conduction band offset of at least 1 eV to effectively inhibit
leakage current [76].
For a given insulator, each conduction process may dominate in certain temperature and
voltage ranges. In order to identify PF and FN currents, measured I-V curves can be replotted
in a fashion that meets the corresponding dependency of PF and FN currents on the electric
field. A plot of logpI{V q versus ?V gives information about Poole-Frenkel currents, whereas
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Fowler-Nordheim tunneling current can be identified by means of a logpI{V 2q versus 1{V plot:
From a (sufficiently distinct) linear section in each of these plots, it can be inferred if and in
which biasing range PF and/or FN currents take place. For SiNx, it has been reported that
PF conduction occures at moderatly high fields, followed by FN current at high electric fields
[77].
3.4 Trapping effects and DC-to-RF dispersion
In spite of the steady effort to improve material quality as well as processing technology,
virtually all GaN-based HFET suffer from a discrepancy between predicted output power from
static I-V curves and actually measured output power under microwave condition. This generic
phenomenon, referred to as “DC-to-RF dispersion”, is one of the major obstacles towards
industrial viability of GaN-based HFET. Under fast (RF) gate drives, the available drain current
is significantly reduced along with a walkout of the knee voltage, both of which severely limit
microwave output power and efficiency of the device, potentially by up to more than 90%. To
illustrate the current collapse phenomenon, fig. 3.9 shows the output characteristics of a typical
HFET: DC currents are indicated by black curves, currents under pulsed device operation are
indicated by red lines. Besides the generic term “DC-to-RF dispersion”, the phenomenon is
also designated as “current collapse”, “current compression” or “current slump”. Dependent on
the origin of the current drop, “gate lag” and “drain lag” are further used to classify whether
the current drop is caused by an applied gate voltage or an applied drain voltage, respectively
[78].
DC-to-RF dispersion results from electron trapping effects, for which both, surface and bulk
trapping sites contribute [78, 79]. High gate-drain electric fields during device operation cause
electrons to become captured in those trapping centers. One source of electrons that become
trapped is gate leakage current, which means that by suppression of gate leakage current as
achieved by MISHFET, the current collapse effect is mitigated as well.
Once trapped, the detrapping time constants of those electrons are typically too large to
follow the applied AC input signal, hence the trap states remain filled during the subsequent
device on-state. As a matter of fact, emission time constants of surface traps were measured
to vary in a wide range from seveal microseconds [80] and several seconds [81] up to almost
30 min [82] or even more [37]. As a consequence, these trapped electrons do not contribute
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Figure 3.9: Output characteristics of a transistor suffering from current collapse. Black curves
were measured from 0/0, blue curves from gate lag quiescent point, and red curves from class-B
quiescent bias point. At VGS “ 20 V , only „70% of the initial (0/0) drain current are retrieved
under class-B condition.
to conduction in on-state and/or give rise to a negative potential which further depletes the
channel. Irrespective of the large emission time constants involved, trapped electrons were
found to be released through (UV) illumination or thermal excitation [82].
Potentially, all traps located on the AlGaN surface, in the AlGaN barrier, at the AlGaN/GaN
interface or in the GaN buffer can contribute to DC-to-RF dispersion. Buffer trapping centers
are believed to stem from structural defects and/or impurities and point defects in the epilayers.
Binari et al. found DC-to-RF dispersion to be predominantly attributed to buffer traps.
They reported that these states, after being filled by hot channel electrons during on-state,
deplete the 2DEG from underneath the channel [78], see also [83]. In the recent past, however,
several groups reported that surface states are the (main) origin of the dispersion phenomenon
[80, 81, 82, 84, 85, 86, 87].
As an innovation to overcome surface-related DC-to-RF dispersion, a passivation of the
(Al)GaN surface with Si3N4 dielectric was proposed by Green et al. in 2000 [7]. In this
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pioneering work, it was already assumed that “Surface passivation (...) reduces or eliminates
the surface effects”, which in turn could stem from “dangling bonds, threading dislocations (...)
and ions absorbed from the ambient environment” [7]. Recently it was reported that AlGaN
surface states can also be irreversibly formed by electrical stress [88, 89].
Vetury et al. pursued this approach by introducing the ’virtual gate’ [81], which is proposed
to be an accumulation of electrons being trapped by positive donor states, presumably located
at the surface of the gate-drain region. This model was metrically proven by surface potential
measurements performed by Koley et al. [82] and Sabuktagin et al. [90]. The virtual gate was
found to range from the drain-sided end of the gate contact to up to 700 nm towards the drain,
with its charge centroid being located around „200 nm [90] or „300 nm away from the gate
edge [82]. In this study, a change of surface potential by as much as -4.2 V was found to be
caused by trapped electrons. Such potential is large enough to almost completely deplete the
2DEG channel [82].
Within the framework of their ’thin surface barrier’ model, Hasegawa et al. found a distinct
peak of shallow (EC ´ 0.37 eV ) surface donors, associated with nitrogen vacancies. However, an
entire continuum of surface states is assumed to be involved in charge trapping, and a variety
of discrete trap levels have been found and published since then [34, 58, 88, 91, 92, 93].
The passivation of the AlGaN surface is believed to either “bury” surface donor states so
that electrons8 cannot be trapped any more, or to “transfer” these states to the surface of the
passivation layer, leading to a spatial separation from the 2DEG channel [81]. In the following,
Si3N4 emerged as the optimum passivation dielectric to solve the current collapse issue, although
the properties of the insulator-(Al)GaN interface were basically not entirely understood yet
[82, 86, 95]. Nevertheless, Si3N4 is considered to form a high-quality interface to (Al)GaN with
low interface state density [96, 97, 98], which is beneficial for RF device behavior.
SiO2 as passivant, on the contrary, was found to cause oxidation of the (Al)GaN surface9
[99], which is supposed to degrade the electrical properties of the SiO2/(Al)GaN interface and
thus to degrade RF performance [100, 101]. To date, only two research groups succeeded in
obtaining proper passivation and RF properties by using a SiO2 passivation [11, 12].
8 These electrons could either stem from the 2DEG channel itself (hot electrons) or could stem from gate
tunneling injection [82, 85, 94].
9 The thickness of the oxide was found to be around 0.7 nm. SiO2 was deposited by PECVD technique.
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Another approach to mitigate or even eliminate DC-to-RF dispersion was the adoption
of the field plate technology by Ando et al. and Chini et al. [8, 9], which further reduces
DC-to-RF dispersion beyond what Si3N4 passivation offers. Such a field plate is basically
an additional electrode which lowers the gate-source or gate-drain peak electric field10. It is
typically connected to the source (gnd) or gate contact, but could also be integrated into the
contact itself.
Originally, field plates were employed in order to increase the breakdown voltage by preventing
premature reaching of the critical (breakdown) field strength at the drain-sided edge of the
gate. Since such large electric fields give rise to injection of electrons into adjacent (deep) trap
states, field plates alleviate surface state-related current collapse as well. In this work, however,
field plates were not adopted and studied systematically.
Besides the application of surface passivation and field plates, several more, partially sophis-
ticated approaches were employed to overcome DC-to-RF dispersion. An improved confinement
of the channel electrons, thus mitigation of hot electron trapping in AlGaN barrier and GaN
buffer, has been proposed and realized by usage of an AlN interlayer between GaN buffer
and AlGaN barrier [102, 103, 104] and – besides other features – by usage of back-barrier
architectures (“double heterojunction”) [60, 105, 106]. Surface-related dispersion was tackled
by further tuning the shape and position of the gate contact [107, 108].
Other groups further focussed on various (Al)GaN surface (pre)treatments to remove or avoid
interfacial oxide layers and/or surface states [86, 92, 100, 109, 110, 111, 112]. In this context,
the deposition procedure of the dielectric itself was identified to be a kind of - potentionally
detrimental - surface treatment. Higashiwaki et al. found electrical and device characteristics of
AlGaN/GaN HFET to be largely affected by the Si3N4 deposition method (MOCVD, catalytic
CVD, and PECVD), although the corresponding Si3N4 passivation layers of all samples were
very similar in thickness and stoichiometry [113].
A comprehensive study of the physics of the (Al)GaN/insulator interface formation can be
found in [99]. Maeda et al. concluded that “the insulator deposition effects seem to largely
depend on the (...) details of deposition procedures including the interface formation method”
[96].
10 The distinct single peak of the electric field can be split into n smaller peaks by usage of n multiple field
plates [64].
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In the experimental section of this work, similar studies concerning different deposition
techniques can be found as well for Al2O3 gate dielectric, as well as an experiment dealing with
the impact of specific PECVD process settings on the resulting device parameters similar to
the one performed in [110].
To assess the degree of current collapse of an HFET, its output characteristic can be measured
by means of “pulsed measurements”, whose principle is schematically illustrated in fig. 3.10.
Gate and drain voltages are not swept continuously as in the static I-V measurements, but
both voltages are applied for just a short period of time, followed by a pause interval in an
arbitrary quiescent point. The actual drain current measurement is conducted shortly after
gate and drain voltages are applied, i.e. when proper transistor operation is established. The
drain voltage pulse lies within the gate pulse to prevent undesirable drain currents prior or
subsequent to the actual measurement interval. The pulse width τ is defined as the time frame
from onset of the gate voltage until the end of the measurement. The ratio of τ vs. the duration
of one complete pulse cycle, T , is designated as duty cycle.
Drainsource
voltage
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Time (a.u.)
0
t T
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q
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q
m
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Figure 3.10: Schematic principle of pulsed measurements: Both, gate and drain voltages are
pulsed from a static quiescent bias point to the corresponding measurement voltage (“q” indi-
cates the quiescent condition, “m” the measurement condition). After measurement, gate and
drain voltages are reset in reverse order.
To resemble microwave operation and thus to provoke and characterize current collapse, an off-
state quiescent bias point can be chosen with VGS being below threshold voltage, accompanied
by positive drain voltage. Such condition is referred to as class-B transistor operating point.
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The resulting high electric fields, particularly in the gate-drain region, force electrons to become
trapped during this quiescent interval. Provided that the trapping time constants are larger
than the measurement pulse duration11, the majority of trapped electrons cannot escape during
that pulse and thus causes current collapse.
On the other hand, in order to prevent current collapse, an idle quiescent bias point with
VGS “ 0 V and VDS “ 0 V , referred to as (0/0), can be utilized. Furthermore, usage of
the idle (0/0) quiescent bias point prevents self-heating of the device, which enables quasi
isothermal measurements and thus eliminates another measurement distortion. Comparing
pulsed measurements performed from (0/0) and from class-B quiescent bias points then reveals
the extent of current collapse. A common index for the degree of a (MIS)HFETs current
collapse is the ratio of class-B current to the (0/0) current at a fixed drain voltage.
Finally, another quiescent point, referred to as “gate lag”, can be utilized to separate the
individual contribution of gate and drain to the total ID collapse. Pulsing from the gate
lag point means that only the negative gate potential is applied during the pause interval,
whereas the drain potential remains at zero Volt (gnd). The comparison of gate lag and (0/0)
measurements reveals the extent of current collapse solely caused by the applied gate voltage.
Analogous to that, comparison of class-B and gate lag measurements visualizes the (additional)
contribution of the drain voltage to current collapse (provided that the gate quiescent voltage
is the same in both measurements).
A typical output characteristic of an HFET suffering from DC-to-RF dispersion is shown
in fig. 3.9. The different output characteristics (black, blue and red curve sets) were obtained
by means of pulsed measurements from (0/0), gate lag and class-B quiescent bias points,
respectively.
11 Typical pulse widths range from several 100 nanoseconds up to few microseconds, i.e. well below the
detrapping time constants involved.
4 Processing, device layout and epitaxial material
This chapter briefly introduces the basic (MIS)HFET processing scheme, taking into considera-
tion the additional processing steps necessary for MISHFET fabrication compared to HFET
fabrication. After that, the (standard) transistor structure as well as characterization structures
are presented, followed by an overview of the basic electrical data of the epitaxial base material
used throughout this work.
4.1 Processing sequence
Device processing was carried out using standard fabrication tools and processes, following the
processing scheme as illustrated in fig. 4.1. The entire sequence is based on the well established
HFET baseline process of RWTH GaN-BET, which is described in detail in [14]. This sequence
was extended throughout this work to account for the specific additional steps required for
MISHFET fabrication. Further modifications of the processing sequence are specified in the
corresponding sections.
MISHFET processing requires two additional steps compared to the baseline process as
indicated by the red boxes in fig. 4.1: deposition of the gate dielectric as well as its subsequent
removal from the regions to be opened for further processing, e.g. ohmic contacts.
Removal of the dielectric was typically performed by plasma etching. Si3N4 and SiO2 gate
dielectrics were removed via fluoride-based dry plasma etch, while HfO2 and Al2O3 were removed
by using standard chloride-based low-rate ICP plasma etch process for AlGaN. LaLuO3 gate
dielectric is soluble in pure water and thus no separate plasma etching step is required.
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Epitaxial base material 
Mesa formation 
Ohmic contact metallization 
Ohmic contact anneal 
Gate dielectric deposition  
Gate contact metallization 
Pad contact metallization 
Opening of buried 
ohmic contacts 
Passivation (PECVD) 
Opening of buried 
contact areas 
Figure 4.1: Processing chain for the FET fabrication performed in this work. Processing steps
exclusively performed for fabrication of MISHFET are highlighted by red box color.
4.2 Basic transistor and characterization layout
The standard transistor layout is shown in fig. 4.2 along with the layout of Hall pattern, large
area diode and fat-FET. Typically, 2 ¨ 50 µm two-finger transistors with a gate length of
Lg = 1 µm were fabricated within this work. The other standard device geometry numbers are
source-to-drain distance Lsd = 5 µm, gate-to-source distance Lgs = 1.5 µm and a gate-to-drain
distance Lgd = 2.5 µm.
Hall patterns were used to determine sheet resistance, sheet carrier density and carrier (Hall)
mobility (by means of both, van der Pauw and actual Hall measurement). Fat-FET were utilized
to determine carrier drift mobility µd, whereas large area diodes (area A = 7.854 x 10´5 cm2)
are important for obtaining reliable I-V and C-V gate characteristics: Because of their large
area-to-perimeter quotient, stray capacitances can basically be neglected in contrast to regular
transistor gates, thus I-V and C-V characterization provide much higher accuracy. Frequency-
resolved C-V measurements further enable determination of the density of interface states and
their according time constants [39].
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Figure 4.2: Schematic layout of transistor, Hall pattern, large-area diode and fat-FET.
4.3 Epitaxial material
The epitaxial material used for virtually all experiments performed in this work was grown by
MOCVD on 100 mm (111)-oriented Si substrate and was provided by Nitronex™ Corp. A set
of sophisticated transition and nucleation layers were grown initially on the Si(111) substrate
to ensure high epitaxial quality of the subsequent „1.5 µm thick GaN buffer layer. On top of
the GaN buffer, the active layers are formed by an „1 nm thin AlN interlayer (“spacer”), an
undoped 17.5 nm Al0.26Ga0.74N barrier layer and a thin („2 nm) GaN capping layer1.
A thin AlN spacer, embedded between GaN buffer and barrier layer, has been proven
to improve the quality of the heterointerface, not only in AlGaN/GaN, but particularly in
AlInN/GaN heterostructures [114]. Physically, the channel electrons experience a higher
potential barrier towards the AlGaN layer, which reduces penetration of the electron wave
function into the barrier [45, 115]. Consequently, by usage of such AlN spacer, increased
2DEG density and carrier mobility were reported, associated with an improved confinement
of the 2DEG electrons and suppression of alloy scattering [33, 102, 103, 104, 116]. On the
other hand, usage of an AlN spacer could lead to strong built-in electrical fields, which might
cause breakdown to occur in the spacer and thus lead to reduced long-term device reliability
[20]. Electrical data of the different wafers used throughout this work are summarized in
appendix A.
Usage of a GaN capping layer has been found to have beneficial impact on resulting layer and
device properties, namely improved RMS surface roughness [91], avoidance of AlGaN surface
oxidation [117], reduced gate leakage currents, increased three terminal breakdown voltage, and
1 See http://www.nitronex.com/pdfs/AN-011%20GaN%20Substrates.pdf, lastly retrieved on 10/13/2012.
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mitigation of current collapse [91, 118]. On the other hand, application of a GaN cap leads
to a slight decrease of 2DEG density, caused by increased effective Schottky barrier height at
the surface [118] as well as by introduction of another polarization charge and thus increased
electric field in the AlGaN barrier [119]. The formation of the 2DEG will be addressed in detail
in sec. 6.1.
5 Processing technology optimization
To account for MISHFET processing, specific steps of the established HFET baseline process
require modification and/or re-evaluation. In this work, several of these processing steps have
been touched and optimized with respect to MISHFET processing requirements: Mesa isolation
(sec. 5.2), gate metallization (sec. 5.3), deposition of Si3N4 gate dielectric (sec. 5.4), and device
passivation (sec. 5.5). According experiments and results will be presented in this chapter.
Generally, a short introduction is given for each experiment, which also contains and presents
related literature results and findings. Such introduction not only provides preliminary (theo-
retical) considerations, but has also been utilized to define proper starting conditions and/or
experimental setup. However, findings from literature can only indicate preliminary trends,
which have to be proven or disproven by the actual experiment. This approach holds valid for
all experiments performed throughout this work as presented in both this chapter as well as in
chapter 6.
At first, an overview of possible gate current leakage paths inside and outside the device will
be given.
5.1 Gate leakage current paths
The actual path an electron can pursue once it escaped from the gate is illustrated in fig. 5.1,
exemplarily on the basis of a passivated MISHFET. In most reports, vertical tunneling was
found to be the dominant leakage current mechanism, corresponding to path 4 in fig. 5.1
[64, 72, 120]. Another report states that electrons predominantly traverse along or near the
AlGaN surface under practical conditions (path 3 in fig. 5.1), taking advantage of trap-to-trap
hopping mechanism in which both thermionic emission and tunneling are likely involved [63].
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Figure 5.1: Possible gate leakage current paths in a passivated MISHFET. Electrons could
traverse laterally (paths 1-3) or vertically (path 4) towards source or drain, or even beyond the
real transistor by lateral contacting of the 2DEG at the mesa edge (path 5).
Passivation of the device was virtually always found to enhance gate leakage currents, as
was also confirmed in earlier experiments of GaN-BET institute. However, decreased gate
leakage currents were occasionally observed as well after device passivation [121, 122]. The
manipulation of gate leakage by passivating the surface as such, whether Ig,leak increased or
decreased, suggests that the surface is at least involved in carrier transport.
Beyond the paths discussed so far, gate leakage currents could also traverse along the surface,
the interface(s) and/or, in case of a non negligible conductivity, within the passivation layer
itself (paths 1-3 in fig. 5.1). Furthermore, leakage currents can flow even beyond the actual
device, e.g. at the edge of the mesa (path 5 in fig. 5.1) or along the contact pad metallization.
Previous experiments dealing with HFET indeed confirmed that a mesa edge promotes Ig,leak,
whereas the contact pad metallization was found to contribute maximum 10% of the total
Ig,leak.
Experiment
To determine wether gate leakage current flows along the AlGaN surface or through the
bulk, MISHFET with Si3N4 and Al2O3 gate dielectric of varying thickness were prepared and
investigated. I-V measurements were performed on gate diodes with different area and different
gate-source spacings, ranging from 1.5 µm to 8.5 µm (see fig. 4.2).
As a result, leakage currents were found to correlate with diode area rather than diode
perimeter, irrespective of type or thickness of the dielectric used. Furthermore, no systematic
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coherency between the magnitude of Ig,leak and gate source spacing LGS was observed. Both
results indicate that gate leakage currents predominantly traverse through gate dielectric and
AlGaN barrier in our samples (corresponding to path 4 in fig. 5.1). A simple consideration
of the length of the current paths further supports the plausibility of this result: path 4 has
a length of only „40 nm (barrier thickness + dielectric thickness), which is just a fractional
amount of the 1.5 - 8.5 µm travel distance of paths 1-3. However, aggressive device downscaling,
improved layer quality or simply different surface (pre)treatments could unfold a rather different
picture.
5.2 Mesa isolation
Since the 2DEG provides a highly conductive layer all over the wafer, any device to be processed
has to be electrically isolated from its periphery. Proper device isolation is indispensable for
suppression of both, undesired interdevice leakage currents as well as capacitive coupling with
the periphery, the latter of which is detrimental for RF performance.
Most commonly, interdevice isolation is realized by dry etching of the AlGaN/GaN outside of
the active device area, at least to the depth at which the 2DEG is located. Such process creates
flat “islands” for each device to be processed, which are designated as “mesa”1 due to their
characteristic shape. In the baseline process, a „100 nm deep mesa etching is performed via
dry plasma etching (’reactive ion etching’ (RIE) or ’inductively plasma etching’ (ICP)) based
on a BCl3/Ar chemistry [14].
However, the approach of mesa etching also introduces several drawbacks such as loss of the
surface planarity as well as a severe surface roughness in the etched region. Both drawbacks
give rise to undesired leakage current paths, as was identified by comparison of I-V diode
characteristics taken from adjacent large-area diodes and FAT-FET (see fig. 5.2). Irrespective
of epi-wafer or type of gate insulator, FAT-FET gate diodes systematically reveal almost one
order of magnitude higher leakage curent density than adjacent large-area diodes.
This difference is attributed to the mesa edge, as can be seen in fig. 4.2: Due to its geometry,
the gate of a FAT-FET overlaps the mesa edge at its upper and lower end, whereas a large-area
1 Spanish and Portuguese for “table”.
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diode is located entirely on top of a mesa without overlap. Upon this overlap, the metallization
could laterally contact the 2DEG as is illustrated by path 5 in fig. 5.1.
The discrepancy between gate diode and FAT-FET leakage currents has been proven to be
even independent of gate insulator thickness. Fig. 5.2 shows the mean leakage current densities
of adjacent large-area diodes and FAT-FET of a MISHFET sample with Si3N4 gate dielectric at
VGS = -5 V. The discrepancy of almost one order of magnitude remains constant, irrespectively
of Si3N4 insulator thicknesses in the range of 9 - 21 nm.
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Figure 5.2: Gate leakage current of large-area diodes and FAT-FET at VGS = -5 V as a func-
tion of gate insulator thickness.
As an alternative process to establish proper mesa isolation, the 2DEG can be eliminated
in the device periphery by means of ion implantation. Ion implantation basically means
bombardement of the heterostructure with high-energetic, charged species, which collide with
electrons and nuclei in the substrate and thus cause crystalline destruction within the treated
area down to a depth of up to several µm [20, 123]. In contrast to conventional mesa etching,
this approach maintains planar device morphology and thus prevents lateral contacting of the
2DEG.
A typical sheet resistance obtained from an ion-implanted AlGaN/GaN heterostructure was
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found to be in the order of 1011 Ω{sq. [107], which provides sufficient interdevice isolation. A
detailed description of ion implantation technique and its underlying physics can be found e.g.
in ref. [123].
A systematic study was performed in order to develop an ion implantation process using
nitrogen (N2) ions. Monte Carlo simulations were performed for calculation of one shallow
(„50 nm) and one deep („500 nm) implantation profile by usage of the freeware SRIM2.
Reverse leakage currents of FAT-FET and particularly HFET gate diodes are substantially
suppressed with both, shallow and deep N2 ion implantation compared to the standard mesa
etch as is shown in fig. 5.3. It is noticeable that the deeply implanted device exhibits basically
the same magnitude of leakage current as its “shallow” counterpart, indicating that the leakage
current essentially traverses through the upper 50 nm of the heterostructure.
The superior leakage current suppression observed for the transistor gate diode (fig. 5.3 b)
in contrast to the FAT-FET gate diode (fig. 5.3 a) is attributed to the elimination of pad
metallization-related surface leakage current: A transistor gate contact pads overlaps much
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Figure 5.3: Reverse I-V characteristics of FAT-FET (a) and conventional HFET gate diodes
(b), fabricated by using different mesa isolation techniques: Conventional mesa etch (black
curves), shallow N2 ion implantation (green curves) and deep N2 ion implantation (red curves).
2 SRIM - The Stopping and Range of Ions in Matter, software written by J. F. Ziegler. http://www.srim.org/
#SRIM, lastly retrieved on 5/24/2011.
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more mesa-isolated area than a FAT-FET gate, which is already almost entirely located on
top of a mesa. This conclusion is supported by reference measurements, performed on bare
contact pads located on the etched (or implanted) (Al)GaN surface (designated as “open” test
structures). It turned out that the rough mesa-etched surface gives rise to as much as around
four orders of magnitude higher leakage currents compared to structures from the ion-implanted
samples with planar surface.
The experiment demonstrates that either optimization of the mesa etch process or adoption
of the ion implantation technique is indispensable for an effective and reliable mesa isolation.
Mesa isolation of all MISHFET presented in this work, however, was performed by conventional
plasma etch technique because of limited availability of an ion implanter.
5.3 Gate metallization
The metal work function φm is a very important parameter for the selection of proper gate
materials for GaN-based HFET. As was briefly outlined in sec. 3.3, most of the conduction
mechanism involved in the gate diode characteristics (Schottky or MIS) depend on the gate
metal work function: The higher the metal work function, the higher the potential barrier and
thus the lower the leakage currents through the gate contact.
In case of Schottky contacts on n-GaN, it was demonstrated that the barrier height actually
increases with increasing metal work function, but less distinct as predicted by theory [124].
The authors therefore concluded that “other effects in barrier formation such as surface states
in the band gap or the presence of an interfacial layer must be considered”.
In case of MISHFET with the additional gate dielectric underneath the gate metallization,
however, the situation is more complex. Two interfaces (metal-insulator interface as well as
insulator-(Al)GaN interface) instead of one have to be considered, replacing the single metal
semiconductor interface of the HFET.
Yeo [125] pointed out that intrinsic interface states at the metal-dielectric interface, also
known as ’metal-induced gap states’ (MIGS) [76], give rise to Fermi level pinning at the
metal-dielectric interface, which in turn leads to a (much) lower effective metal work function
Φm,eff compared to the vacuum value Φm,vac. In this scenario, the potential barrier at the
metal-insulator interface would actually be decoupled from the metal work function.
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Up to date, the impact of the metal work function Φm on the (leakage) characteristics of
MISHFET is addressed by only a few publications with even contradictory results. Nidhi et al.
[126] observed less difference in the interface barriers of Ni and Pt gates on SiNx than suggested
by the different work functions of the corresponding gate metals. They attributed this to fermi
level pinning at the GaN/SiNx interface due to interface states. On the other hand, Li et
al. [127] found good correlation between metal work function difference and corresponding
threshold voltage shift with Ni and Pt gate metallization on an Al2O3 gate oxide and hence
conclude that the Fermi level is not pinned. In addition to the impact of the metal work
function as such, Abermann et al. [128] pointed out that a post metallization gate anneal
strongly affects the electrical properties of the entire MIS structure in terms of trap density
and leakage current, which once more makes the situation more complex.
Experiment
A comprehensive study of ten different gate metallization has been carried out in this work,
utilizing large-area MIS diodes with Si3N4 gate dielectric (dins = 6 nm, refractive index n = 2.02,
εr,ins = 6.5). All samples were taken from wafer N115A (see sec. 4.3 and appendix A) and were
processed in parallel up to the gate metallization processing step, i.e. ohmic contacts as well as
gate insulator depositions were carried out for all samples simultaneously. The different metals
(including one silicide3) are listed in tab. 5.1.
Table 5.1: Overview of the different gate metallization used in this experiment with the ac-
cording metal work functions (taken from ref. [124]) as well as the deposition method used. ’eb’
accounts for e-beam evaporaton, ’th’ for thermal evaporation and ’sp’ for sputter deposition
method. Superscripted Ti denotes that a thin (~5 nm) Ti layer was used as an adhesion layer for
this metal.
gate metal Al Ti WTiSiT i Cr W Cu PdT i Ni Ir PtT i
Φm 4.10 4.33 4.48a 4.50 4.55 4.65 5.12 5.15 5.27 5.65
dep. method eb eb sp eb eb th eb eb sp eb
a The value for WTiSi was derived by taking the average of all the metal work functions involved, weighted by
the according mass fraction of each atom species.
3 Silicides are a usual gate material in the silicon CMOS technology [123] and feature superior thermal stability
[129, 130].
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Most of these gate metals were deposited by electron beam evaporation technique (denoted by
’eb’ in tab. 5.1), except Cu (thermal evaporation, ’th’) and Ir (DC sputtering, ’sp’). The WTiSi
silicide, consisting of 75% W, 10% Ti and 15% Si, was deposited via RF sputtering. The metal
stack sequence corresponds to the standard Schottky gate metallization of the AlGaN/GaN
HFET baseline process [14], consisting of 50 nm of the corresponding gate metal followed by a
200 nm Au layer. Cu as one of the best conductors with an electrical conductivity even higher
than Au [131] was deposited without the 200 nm Au layer on top but directly with 250 nm
thickness.
In case of the noble metals Pt, Ir and Pd, a thin (5 nm) Ti adhesion layer was deposited
underneath each one due to their insufficient adhesion to the Si3N4 gate dielectric. However, it
was found out that such thin Ti interlayer could dominate the electrical properties4 [133].
Exemplary MIS gate diode characteristics of all samples fabricated are shown in fig. 5.4. The
leakage current in the voltage regime below „-5 V was suppressed by five orders of magnitude
due to the Si3N4 gate dielectric as follows from the comparison between reference HFET and
Ni-based MISHFET. Most of the MISHFET exhibit similar leakage currents in the range
between 10´8 A{cm2 and 10´7 A{cm2 up to VGS “ ´12 V . Exceptions are the Al-, the WTiSi-
and the Cu-based MISHFET, which exhibit more pronounced gate leakage currents.
In case of Cu, it furthermore turned out that numerous gate diodes suffered breakdown of
the Si3N4 dielectric during measurement, resulting in current levels comparable to the reference
HFET, which suggests that a conductive path through the Si3N4 gate dielectric was generated.
One explanation could be injection of copper ions into the dielectric [134]. On the one hand,
Gupta et al. reported that Cu diffusion in (hydrogenated) plasma deposited Si3N4 “cannot be
neglected even at temperatures below 400 °C” [135], on the other hand it was reported that
“plasma deposited Si3N4 acts as a good Cu diffusion barrier” [136]. Nevertheless, Cu injection
could have been enhanced by the high electric fields during measurement.
WTiSi exhibits higher leakage currents, too, particularly in the forward biasing region. This
enhanced gate leakage current could be attributed to the additional Si fraction of WTiSi, maybe
due to interdiffusion of Si atoms into the Si3N4 gate dielectric. ’Pure’ W and Ti-based MISHFET
have shown less leakage current compared to the WTiSi sample, therefore an interdiffusion of
4 This issue was shown to be successfully tackled by a gate anneal at moderate temperatures [132], which,
however, has not been performed in this experiment so far.
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Figure 5.4: Gate diode characteristics of large-area diodes of MISHFET with different gate met-
allization, represented by different colors. The WTiSi and Al-based MISHFET exhibit slightly,
the Cu-based MISHFET significantly higher leakage currents as compared to all other MISH-
FET.
these W or Ni atoms into the Si3N4 cannot account for the enhanced leakage current observed
here.
Besides Cu and WTiSi, Al exhibits elevated gate leakage currents as well, approximately one
order of magnitude higher than those of the other MIS diodes at a negative voltage beyond
threshold voltage. Furthermore, C-V sweeps, performed from 0 V down to below threshold and
back to 0 V, revealed a pronounced charge-injection-type hysteresis window of about 300 mV for
the Al-based MISHFET, while the hysteresis of all other metallization was significant smaller
by a factor of 3 to 8 (about 40 - 100 mV). Moreover, the Al-based MISHFET exhibit a „0.2 V
lower threshold voltage compared to all other samples within this series. Both observations, i.e.
the large C-V hysteresis as well as the low threshold voltage, indicate that a significant amount
of slow interface traps was introduced by deposition of the Al gate metallization [57, 58, 92].
One explanation could be that the Al-Si3N4 interface and/or the dielectric itself took damage
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during evaporation of the metal [92], resulting in a higher trap density as compared to the
counterparts of this series.
Leakage current behavior was further investigated by means of analysis of the conduction
mechanism. A closer analysis revealed that up to VGS “ ´12 V , leakage currents are driven
by Poole-Frenkel emission. In this biasing regime, only a weak correlation between leakage
current magnitude and corresponding metal work function was observed, which is consistent
with theory: According to eq. (3.20), Poole-Frenkel conduction does not depend on the gate
metal work function but rather on the concentration of traps inside the gate dielectric, which
in turn can be assumed to be basically constant for all samples.
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Figure 5.5: Fowler Nordheim plot for MISHFET with different gate metallization. The linear
slope indicates that Fowler Nordheim transport mechanism dominates in the higher field region
beyond VGS “ ´12 V for all samples.
The Fowler Nordheim plot for all samples is shown in fig. 5.5. The upper x-axis corresponds
to the absolute applied gate voltage, whereas the lower x-axis represents the reciprocal field
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across the Si3N4 gate dielectric5. The linear slope at higher biasing in fig. 5.5 proofs the onset
of Fowler Nordheim tunneling.
The current levels of all diodes, measured at VGS = -18 V, are plotted versus the corresponding
metallization work function in fig. 5.6. Apart from the above-mentioned samples with anomalous
high leakage current, gate leakage currents of most other samples decrease with increasing
metal work function in agreement with theory. Higher work function gate metals (IrTi, Ni,
etc) provide around up to one order of magnitude lower gate leakage currents than the lower
work function metals (Al, Ti, etc.). The higher leakage currents of the PdTi- and PtTi-based
MISHFET most likely stem from the thin Ti adhesion interlayer and could possibly be improved
by performing a gate anneal processing step as mentioned above.
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Figure 5.6: Gate leakage current IG,leak measured at the dircrete gate-source voltage VGS “
-18 V as a function of the gate metal work function ΦB. Up to four devices from each single
sample were measured, represented by corresponding colored symbols.
5 The latter was approximated in analogy to the approach in ref. [126].
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The Pt-based MISHFET possibly suffer from a contamination of the source material, which
could explain the unexpectedly high leakage currents. Further analysis comprising a rerun of
this experiment would be necessary to confirm this assumption. Besides this issue, Pt is a well
established Schottky gate metal for AlGaN/GaN HFET [131, 137] which features remarkably
low gate leakage current6.
The impact of gate metallization on the 2DEG transport properties was investigated by
means of Hall effect measurements which were performed on both, un-metallized test structures
(’un-gated Hall’) as well as metallized test structures (’gated Hall’). From a theoretical point of
view, a higher gate metal’s Φm causes a lower sheet carrier density nS (see eq. 6.5 in sec. 6.1).
However, nS from both, gated as well as un-gated test structures remained almost constant (or
within measurement accuracy) for all samples. This result is indicative for Fermi level pinning
at the Si3N4/AlGaN interface [125].
The Hall mobility µH , on the other hand, was found to be degraded after gate metallization.
This result suggests that the heterostructure suffers damage from the gate metal deposition. In
this context, an unexpected correlation was observed between this mobility drop (µH,ungated -
µH,gated) and the ’predeposition power’ setpoints of the e-beam deposition tool for the according
gate metallization. The latter is the electrical power of the e-beam at the very beginning of
the evaporation process (i.e. the moment when the shutter between source (metal) and target
(sample) opens). Note that the accelerating voltage was kept constant at 10 kV, while the
corresponding emission current was ramped up. The predeposition power parameter was set to
a value at which the respective target materials start evaporating, therefore it varies among the
different gate metallizations used.
In fig. 5.7, the ratio of (µH,ungated)/(µH,gated) is plotted versus the according predeposition
power. The data indicate that the mobility drop correlates with increasing e-beam power. One
possible explanation could be radiation damage due to X-ray bremsstrahlung, which is being
emitted when the e-beam hits the source material. This effect, e.g. structural damage as a
function of bremsstrahlung, is a well known phenomenon regarding SiO2 layers in the Si CMOS
technology [25, 139].
6 A rerun performed after completion of this thesis indeed revealed increased barrier height as well as lower
leakage current [138].
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Figure 5.7: Ratio of ungated to gated (i.e. exposed to gate metallization) Hall mobilitiy as a
function of ’predeposition power’ applied of the target gate materials for e-beam evaporation.
Samples with Ti adhesion layer have not been considered in this analysis.
Two more observations support the assumption of bremsstrahlung-induced damage to the
Si3N4/AlGaN/GaN stack. First, the mobility loss of the reference sample is more pronounced
as compared to the Ni-based MIS diode in spite of the fact that both samples were metallized
with Ni in the same evaporation processing step. On the one hand, the Si3N4 gate insulator
could prevent the (Al)GaN surface from damage, which is known to be caused by high-energy
metal atoms during metallization [92]. On the other hand, it also appears possible that partial
absorption of X-ray radiation takes place in the Si3N4 gate dielectric, mitigating the mobility loss
in the MIS sample compared to the reference HFET. A second observation is that the Cu-based
sample, which was evaporated thermally and therefore not subjected to any bremsstrahlung at
all7, coherently exhibits the least loss of mobility within the series.
7 Therefore, the Cu-based MISHFET appears at the 0 % position on the x-axis in fig. 5.7.
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However, by considering the high binding energies and the high physical (and chemical)
stability of (Al)GaN, it appears questionable if X-ray bremsstrahlung of such dose could really
cause the observed mobility degradation. Further experiments are necessary in order to confirm
the assumptions made here. The experiment could be continued by intentional exposure of
the samples to X-radiation of different energy doses while monitoring the 2DEG Hall mobility.
Furthermore, identical samples could be prepared for the purpose of evaporating one specific gate
metallization by using different e-beam predeposition power levels (incl. thermal evaporation,
if possible).
In conclusion, the correlation between MIS gate leakage currents and metal work function
has been confirmed by this experiment. However, the metal work function turned out to be not
the only or even the main criterion for the suitability of a material as MIS gate metallization.
Good adhesion on the specific gate dielectric is indispensable for any metallization under
consideration.
The formation and the quality of the metal-insulator interface in terms of defects (metal-
induced gap states) or possible intermixing of the metal into the gate dielectric etc. plays an
important role for the resulting electrical properties, too. In this context, it also has to be
clarified if the deposition technique as such – e-beam, thermal evaporation or sputtering – has an
impact on the transport properties as well, as suggested by the findings of this experiment. Last
but not least, the usage of another gate dielectric could possibly reveal a diffenent picture.
5.4 Si3N4 gate insulator deposition
For V/III technology, Plasma-Enhanced Chemical Vapor Deposition (PECVD) is the standard
deposition technique to synthesize amorphous Si3N4 and SiO2 films. PECVD features deposition
of homogenous layers at relatively low temperatures (200-400 ˝C). The principle of the PECVD
technique is briefly described in the following, a comprehensive synopsis can be found in [140].
Basically, PECVD is a chemical gas phase deposition method, i.e. it generates solid compounds
from gaseous precursors in a low-pressure ambient. The precursor gases are injected into a
parallel plate reaction chamber through a showerhead-type upper electrode, while the substrate
is placed onto a grounded and heated lower electrode. Standard Si, N and O precursors are
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silane (SiH4)8, ammonia (NH3) and nitrous oxide (N2O). An RF field with an excitation
frequency of 13.56 MHz is applied between the upper and lower electrodes, which provides
energy to ionize the precursor gas molecules. Thus, active radicals are created which enhance
the reaction between the precursors, resulting in the deposition of the required solid compound
layer on the grounded substrate.
It is worthwhile mentioning that the resulting layers are often nonstoichiometric9 [77, 110, 141],
which is taken into account by using nomenclatures such as SiNx, SixNy or simply SiN instead
of the stoichiometric Si3N4. Hydrogen impurities, which are likely to be incorporated during
growth, are considered by usage of a SiNx:H or SixNyHz designation. Throughout this work,
silicon nitride is designated as Si3N4 while silicon oxide is designated as SiO2, regardless of
their actual stoichiometry.
The key PECVD deposition parameters can be varied in a relatively wide range in order
to adjust resulting film properties such as homogeneity, density, refractive index, relative
dielectric constant, breakdown field strength etc., according to the specific requirements. In
this investigation, the four key parameters RF power, substrate temperature, chamber pressure
and SiH4/NH3 gas flow ratio have been varied systematically in order to identify the most
suitable deposition conditions for Si3N4 layers to be used as an AlGaN/GaN MISHFETs gate
insulator.
For each parameter, a higher and a lower setpoint were chosen each in order to permute
the parameter matrix in a DoE-like pattern. As a first benchmark, metal-insulator-metal test
structures have been fabricated with the aim of maximum Si3N4 film resistivity. Afterwards,
four of the most successful PECVD recipies regarding high film resistivity were utilized
for the fabrication of AlGaN/GaN MISHFET. The 2DEG transport properties and their
interdependence to the according PECVD parameters are presented and discussed in this
section. Besides a sufficiently high layer resistivity, a suitable MISHFET’s gate insulator should
also provide high breakdown field strength and adequate passivation effect.
8 Diluted in nitrogen (N2) to prevent spontaneous self-ignition when exposed to air.
9 For instance, coordination numbers of PECVD Si3N4 were found to be 3.70 and 2.78 instead of the theoretical
(stoichiometric) coordination numbers of 4 and 3, respectively [77].
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Experiment
Five pieces of wafer N115A (see sec. 4.3 and appendix A) were processed up to the annealing
of the ohmic contacts simultaneously. Subsequently, deposition of „12 nm thick Si3N4 films
was performed using four different PECVD parameter sets as given in tab. 5.2, all of them
aiming for high Si3N4 resistivity. One sample was left without Si3N4 gate insulator to serve as
a reference HFET. The Si3N4 layer thicknesses as well as the corresponding refractive indices
were determined by ellipsometry measurements on reference Si monitor wafers. The relative
dielectric constants of the different Si3N4 films were extracted by means of large-area diode C-V
measurement, whereas 2DEG sheet carrier concentrations nS were determined by integration
of C-V curves taken at 1 MHz as shown in fig. 5.8. All measurement results are tabulated in
tab. 5.2 as well.
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Figure 5.8: C-V loop measurement of all samples performed at 1 MHz. All measurements were
performed from 0 V down to below threshold voltage and back to 0 V.
Fig. 5.8 shows the C-V loop measurements for all samples, performed from 0 V to below
threshold voltage and back to 0 V with 1 MHz measurement frequency. Samples C and D
show a sharp transition from 2DEG accumulation to depletion, which demonstrates the high
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Si3N4/GaN interface quality [142]. On the other hand, samples A and B with higher deposition
power suffer from a stretch-out of the C-V curve in the transition region, accompanied by a
pronounced charge-injection-type hysteresis window. Both these observations are indicative of
trapped charges at the Si3N4/GaN interface and in the bulk Si3N4 layer [57].
The refractive indices of all samples as given in tab. 5.2 are far below the stoichiometric
value of n = 2.01 [143], which is indicative of nitrogen-rich silicon nitride film composition
[77, 110, 144]. This is in agreement with the intention of aiming for highly resistive Si3N4 films.
The sheet carrier concentration of all MISHFET strongly increased after depositing the Si3N4,
except for sample B. Within the MISHFET, samples A and D with the higher chamber pressure
during PECVD achieve higher nS,MIS compared to samples B and C.
Since nS,MIS strongly depends on the quantity of trapped charge at the Si3N4/GaN interface
(see chap. 2), the observed behavior could indicate that a lower chamber pressure induces more
trap states into the Si3N4/GaN interface. This can be explained by higher plasma damage,
caused by the higher mean free path of the ions and thus higher kinetic energy when targeting
the substrate. The higher deposition power applied to sample B induces any more severe
damage to the Si3N4/GaN interface, leading to even lower nS,MIS than that of the untreated
reference sample (nS,reference = 7.2¨1012cm2{V s).
2DEG drift mobilities of all samples are illustrated in fig. 5.9. The peak drift mobilities of
samples C and D (1655 cm2/Vs and 1496 cm2/Vs, respectively) exceed the reference Schottky
HFET mobility of 1400 cm2/Vs, whereas the mobilities of sample A (1049 cm2/Vs) and, in
particular, of sample B (603 cm2/Vs) are degraded. This again gives rise to the assumption
that the higher PECVD power caused damage at the Si3N4/GaN interface. Moreover, the
Table 5.2: PECVD parameters and resulting layer properties.
Sample A B C D
RF power (W) 45 45 15 15
Chamber pressure (mTorr) 650 250 250 650
Dep. temperature (°C) 350 350 350 250
SiH4 (2% in N2) / NH3 gas flow (sccm) 36/29 17/50 17/50 17/50
Thickness dins (nm) 12.9 12.1 11.5 12.4
Refractive index n @ 632 nm 1.74 1.64 1.63 1.64
Relative dielectric constant εr 7.48 7.11 7.29 6.00
Sheet carrier density nSpC ´ V q (1012cm´2) 12.6 4.3 10.6 13.8
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Figure 5.9: Drift mobility of all MISHFET as compared to the reference Schottky HFET, de-
rived by FAT-FET technique at low drain bias (Vd = 0.1 V).
degradation effect is more pronounced in combination with a lower total chamber pressure
(sample B) as was also observed for the sheet carrier density nS,MIS .
An improvement of the drift mobility µdrift, on the other hand, has already been reported
for MISHFET with SiO2 and Al2O3 gate dielectrics in the past [12, 52, 55]. Such mobility
increase was found to be attributed to an improved screening of remote Coulomb scattering.
The above results reveal that gas flow ratio and deposition temperature largely impact the
resulting Si3N4 layer properties such as refractive index (i.e. film stoichiometry) and relative
dielectric constant, while chamber pressure and deposition power are key PECVD parameters
for the Si3N4/GaN interface quality. The higher deposition power applied for samples A and B
led to degradation or damage of the Si3N4/AlGaN interface. This degradation effect is more
pronounced in case of a lower total chamber pressure: the applied total power is distributed to
less ion species as compared to higher chamber pressure and promotes a larger mean free path,
thus higher collision energy of the plasma ions.
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In this context, it is worthwhile mentioning that the deposition parameters not only impact
the properties of the Si3N4 layer to be deposited, but also affect the sensitive AlGaN surface at
the very beginning of the deposition process. This means that the initial Si3N4 deposition also
is a kind of surface treatment with the due consequences for the Si3N4/GaN interface quality.
From the results so far, processing parameters with low plasma power and high chamber
pressure should be chosen for Si3N4 gate dielectric deposition, corresponding to parameter sets
C or D. By chosing appropriate PECVD parameters, 2DEG transport properties of the resulting
GaN-based MISHFET can outperform the corresponding GaN-based HFET properties.
5.5 Passivation approaches
Since the gate dielectric of a MISHFET typically covers not only the area underneath the
gate, but rather the entire device access region10, it also provides a certain degree of surface
passivation in addition to its main task of proper gate insulation. In contrast to HFET, for
which device passivation just covers the access regions between gate and drain as well as gate
and source, a MISHFET’s dielectric also covers the AlGaN surface underneath the gate [121].
However, typical gate dielectrics are thin compared to standard passivation thicknesses of
50-130 nm [95, 110]. Therefore the gate dielectric is expected to provide only limited current
collapse suppression due to insufficient spatial separation of surface states and 2DEG channel.
These preliminary considerations lead to the question of the optimum or at least the minimum
necessary passivation layer thickness for effectice current collapse suppression. In other words:
can a thin gate dielectric as used in the MISHFET effectively provide both, proper gate
insulation and effective suppression of DC-to-RF dispersion?
First, a brief literature survey regarding general limitations of passivation layer thickness will
be presented, focussing on Si3N4 as surface passivant again. After that, results of a corresponding
experiment dealing with varying passivation thicknesses will be presented. Finally, the follow-up
question “How to passivate a MISHFET” is addressed in this chapter.
10 Since the deposition techniques used for the fabrication of virtually all gate dielectrics require elevated
processing temperatures, standard photoresist patterning cannot be performed to enable selective insulator
deposition. Therefore the dielectric is deposited on the entire wafer, and patterning has to be performed
subsequently.
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Si3N4 passivation layer thickness analysis
By usage of a typical Si3N4 passivation layer of 120 nm thickness, Neuburger et al. traced
the centroid of trapped charge to be located about 16 nm above the Si3N4/AlGaN interface
[145]. This result could serve as a first estimate for a lower passivation thickness limit. Indeed,
successful passivation was reported to require at least 20 nm of Si3N4. Behtash achieved full11
current collapse removal with a 20 nm Si3N4 passivation [146]. Kordoš et al. found 30 nm of
Si3N4 to most effectively suppress current collapse when compared to 130 nm and 160 nm thick
Si3N4 layers [101].
In combination with field plates, Rajan et al. observed a correlation between Si3N4 passivation
thickness and maximum applicable drain voltages while maintaining current collapse free device
operation. In their study, 40 nm of Si3N4 turned out to be insufficient even in case of moderate
drain voltages of 30 V. For higher VDS of 50 V, Si3N4 thicknesses in excess of 80 nm were found
to be necessary [87]. Accordingly, power performance was found to increase with increasing
Si3N4 passivation thickness in the range of 40 to 120 nm. On the other hand, Lee et al. recently
observed increasing power performance with decreasing Si3N4 passivation thickness in the range
of 15 to 45 nm [147].
An overview of required passivation layer thickness of different passivants was given by
Chung et al. [148]. They pointed out that current collapse generally decreases with increasing
passivation layer thickness, regardless of the actual dielectric used for passivation. Al2O3
exhibits the potential to eliminate current collapse with a layer thickness as thin as 25 nm.
As a result, this survey indicates that typical gate insulator thicknesses of up to „25 nm are
presumably not sufficient to fully suppress DC-to-RF dispersion.
An according experiment was performed within this work by analyzing pulsed-measurement
device performance of Si3N4-based MISHFET. In parallel, two different deposition techniques
were employed as described below. At first, two pieces of wafer N605D were passivated with
„300 nm of Si3N4. One sample was subjected to the (prolonged) standard passivation deposition
process with SiH4 and NH3 as precursor process gases, whereas the second piece received an
ammonia-free Si3N4 passivation with SiH4 and pure N2 as precursor gases in order to avoid
excessive hydrogen incorporation into the Si3N4 layer [14, 149]. Hydrogen is suspected to
11 “Full” means 80% recovery in this experiment, which was not even exceeded by usage of thicker passivation
layers. The remaining 20% of current collapse could be buffer-related current collapse [84].
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diffuse or migrate into both, (Al)GaN barrier and gate metallization, thus causing long-term
stability degradation [20]. The according samples are referred to as NH3-Si3N4 and N2-Si3N4,
respectively.
During the experiment, both samples were fully characterized by means of static and pulsed
I-V measurements. Thereafter, part of the Si3N4 passivation was removed stepwise via CF4-
based dry plasma etching (ICP). Subsequent to each step, full device characterization was
repeated to monitor the changes as a function of remaining Si3N4 thickness. Due to the
difficult to control ICP etch rates, the final Si3N4 thicknesses were 50 nm (N2-Si3N4) and 40 nm
(NH3-Si3N4), respectively, i.e. more than initially intended. Hence, the thickness range down
to typical gate dielectrics unfortunately could not be covered by this experiment.
The ratio of maximum drain currents, obtained from class-B and from (0/0) quiescent bias
points, IDpBq{IDp0q, was taken from four standard geometry transistors from each sample and
is presented in fig. 5.10. The point of zero dielectric thickness was measured prior to device
passivation and thus represents the initial device status. Pulse width and duty cycle of the
measurement were 1.8 µs and 0.09%, respectively. The class-B quiescent bias point was set to
VDS = 20 V and VGS = 1.5 x Vth.
The NH3-Si3N4 MISHFET shows slightly better drain current recovery in the entire thickness
range compared to its N2-Si3N4 counterpart. The degree of current collapse recovery is virtually
constant for both samples in the entire Si3N4 thickness range from 300 nm down to 40 nm.
The wide statistical spreading of the results at zero Si3N4 thickness (unpassivated device) once
more demonstrates the high surface sensitivity of GaN-based compound semiconductors. The
„5% higher IDpBq{IDp0q current ratio of the NH3-Si3N4-passivated devices suggests a slightly
better passivation effect compared to the N2-Si3N4 passivation. This result is in agreement
with findings in [149], but opposed to the findings in [14]. It can therefore not be ruled out that
this slight deviation stems from unintentional sample and/or process variation, also including
possibly different surface pretreatments, rather than to a systematic Si3N4 deposition effect.
The experiment did not reveal a lower Si3N4 layer thickness limit necessary for proper
device passivation: even down to the experimental boundaries of 50 nm (N2-Si3N4) or 40 nm
(NH3-Si3N4), the degree of current collapse suppression maintains as high as obtained from
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Figure 5.10: Ratio of IDpBq{IDp0q as a function of Si3N4 passivation thickness, drawn for 4
transistors each for both, NH3-Si3N4 (blue) and N2-Si3N4 gate dielectric (red). Current collapse
is virtually constant over the entire passivation thickness range investigated.
substantially thicker passivation layers12. Since reference measurements from the gate lag
quiescent point revealed almost identical drain current levels at 20 V as the class-B measurement,
the remaining current loss presumably stems from general imperfections of the passivation
layers rather than from bulk-related current collapse.
Regarding higher passivation layer thickness, the experiment demonstrates that even up to
300 nm Si3N4 passivation thicknesses do neither compromise DC nor pulsed device properties.
This suggests that device degradation due to introduction of elastic strain from the Si3N4 layer
as observed in refs. [101, 110, 150] can be ruled out here.
12 A NH3-Si3N4 passivation layer of 11.5 nm thickness, however, which was fabricated during another experiment
of this work, provided almost no passivation effect at all. Therefore, it can be deduced that the required
Si3N4 thickness for proper device passivation is between 11.5 nm and around 40 nm, where Si3N4 deposition
chemistry and -conditions as well as possible surface pretreatment(s) have to be considered.
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Passivation approaches for MISHFET
Passivation of MISHFET is a rarely touched topic in literature. In most reports, the thin (2-20
nm) gate insulator simultaneously serves as surface passivation in the device access regions. To
achieve a typical passivation layer thickness, however, basically two processing strategies can
be applied: Either the gate dielectric has to be completely removed locally in the device access
region, followed by standard device passivation, or the standard passivation layer is deposited
on top of the gate dielectric.
Both approaches habe been applied to AlGaN/GaN-based MISHFET with different gate
dielectrics in this work. First, pieces of wafer N030G (see sec. 4.3) were processed up to the
annealing step of the ohmic contacts simultaneously. Prior to gate metallization, three different
kinds of gate insulators were deposited on top of the heterostructure by PECVD: SiO2 as well
as Si3N4 with and without NH3 precursor gas. As was already shortly adressed in this section,
NH3 as precursor implies incorporation of H atoms in the resulting Si3N4 layer, which may
affect the resulting HFET properties. Pure N2 as precursor gas, on the other hand, may reduce
or even avoid H contamination of the Si3N4 and (Al)GaN layer during the deposition process,
since hydrogen plasma is known to incorporate H atoms into (Al)GaN [151].
In order to passivate all samples with the standard baseline passivation layer („120 nm of
Si3N4), both passivation strategies have been applied as illustrated in fig. 5.11: For samples in
the following called “etched” (fig. 5.11 a), the gate dielectric was first removed in the gate-source
and gate-drain regions via inductively coupled plasma (ICP) etching. The etch process was
CF4-based with a self-bias voltage of -100 V. Samples “on top” (fig. 5.11 b) received the same
passivation layer on top of the gate dielectric. All samples were passivated simultaneously to
eliminate possible process variations.
The passivation procedure is expected to have significant impact on the device performance.
On the one hand, removal of the gate dielectric before passivating exposes the semiconductor
surface to the fluorine based etch process. It has been shown that such plasma treatment strongly
affects the AlGaN surface and thus device characteristics [152, 153, 154]. The passivation
strategy applied to samples “on top”, on the other hand, leads to an additional interface
between gate dielectric and passivation layer (fig. 5.11 b). Particularly in the case of SiO2,
this procedure implicates an additional heterointerface, potentially incorporating additional
interface charges.
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Figure 5.11: The two different passivating approaches for MISHFET: a) Removal of the gate
dielectric (“etched”) and b) passivation upon the gate dielectric (“on top”).
Fig. 5.12 shows the ratio of ID (class-B) vs. IDSp0{0q as a function of drain voltage (VDS = 10,
15, and 20 V). Both passivation strategies for MISHFET devices cannot compensate for current
collapse as effectively as the passivated HFET, for which almost 98% of ID is recovered at
VDS = 20 V.
A clear trend is observable between “etched” devices and “on top” passivated devices of
each species: the “on top” passivated devices suffer much more from current collapse than
their “etched” counterparts. In case of the multilayered passivant of the “on top” passivated
MISHFET, the excessive current collapse is indicative of the fact that the additional interface
between gate dielectric and passivant might contain further trapping sites with time constants
longer than the applied pulse cycle. Note that this additional interface is only few nm away from
the AlGaN/GaN surface and hence close to the 2DEG channel. By comparing conventional
HFET and “etched” MISHFET, the additional fluorine ICP etch step obviously is detrimental to
current collapse behaviour under class-B quiescent bias point operation. Since this degradation
is attributed to trapping effects, which are caused by surface states acting as electron traps
located in the gate-drain access region (see sec. 3.4), it can be concluded that the ICP etch
step also induces additional surface trap states to the AlGaN/GaN barrier layer, however to a
considerably lower extent than the “on-top” approach.
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pulsed from the origin, dependent on the applied passivation strategy.
Dispersion effects in both SiO2 MISHFET devices are more pronounced than in their Si3N4-
based counterparts, independently of the applied passivation strategy. This is consistent with
results from other groups, in which the density of interface states was found to be higher for
SiO2-passivated devices as compared to Si3N4-passivated devices [100].
Finally, current collapse is slightly more pronounced for NH3-Si3N4 MISHFET in comparison
to N2-Si3N4 MISHFET. In the case of the “etched” devices, the trend is very weak and might
just stem from process variations. The trend observed for the “on-top” samples is apparently
more significant, it may however be dominated by the suspected dielectric/dielectric interface
effect as discussed above.
From these results, it is apparent that the processes applied to the surface and the dielectric
layers are negatively affecting device performance. From the current collapse point of view
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though, the etching approach is less detrimental than a multi-layered dielectric “on-top” ap-
proach. Upon optimization of the etching process towards a low-damage removal of the gate
dielectric, a better recovery of drain current under pulsed conditions could be achieved.
5.6 Conclusion
Although the fabrication of MISHFET requires just two additional processing steps compared
to the HFET baseline process, the implications and challenges for the necessary processing
approaches require careful analysis. While mesa isolation by means of ion implantation has
been shown to be beneficial for both, HFET and MISHFET, the choice of a suitable gate
metallization requires consideration of the new metal/insulator interface. Nevertheless, the
standard Ni/Au gate metallization has proven to be applicable for HFET and MISHFET in
equal measure, therefore there is no need to deviate from the established gate metallization.
On the other hand, MISHFET performance is severely affected by the insulator deposition
technique and by the final device passivation. Both experiments have demonstrated that
MISHFET properties can even degrade compared to HFET by inappropriate device process-
ing parameters or approaches. However, upon optimization of each single processing step,
outperforming device properties can be achieved by MISHFET compared to HFET.
6 Gate dielectrics for MISHFET
In this work, a multitude of experimental series were performed using SiO2, Si3N4, Al2O3,
HfO2, and LaLuO3 as a gate dielectric for AlGaN/GaN-based MISHFET. Deposition processes
for all different dielectrics were evaluated during this work with the exception of two techniques
of Al2O3 deposition. The experimental results obtained for the different dielectrics are linked
to the theoretical background as will be introduced at the beginning of this chapter. This
approach allows for the identification of possible optimization potential, which was partially
implemented in subsequent device processing iterations, and further elucidates generic strengths
and weaknesses of the applied insulators as well as their deposition techniques.
One emphasis of the experiments with all dielectrics was the identification of an optimal
(or rather reasonable) insulator thickness. A ’good’ gate insulator should provide both, good
insulating and passivating properties on the one hand, while maintaining good electric properties
such as robustness, threshold voltage shift and microwave performance on the other hand. The
key parameter for this trade-off is the gate insulator thickness. Hence, most experiments deal
with varying insulator thicknesses in order to identify the optimal processing window.
Specific properties of the gate dielectrics, comprising technology evaluation and optimization,
are presented in the following for all dielectrics under investigation. At first, however, the
theoretical fundament in terms of the electrostatic consideration of both, AlGaN/GaN as well
as insulator/AlGaN/GaN layer structure will be given on the basis of the fundamental work of
Prunty et al. [97] due to its prime importance for all subsequent analyses and conclusions to be
taken. Specific dielectric properties and their impact on 2DEG and device will be outlined in
detail.
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6.1 Theoretical approach: The electrostatic model by Prunty et al.
The complex interdependency between AlGaN barrier and GaN buffer properties and the
according 2DEG density is reflected in an electrostatic model derived by Prunty et al. [97]. It
allows for the calculation (or at least for an a-priori approximation) of the 2DEG density as a
function of the barrier and insulator properties such as bandgap, relative dielectric constant,
insulator thickness etc. This model, which will be presented in detail in the following, covers
both, the HFETs AlGaN/GaN heterointerface as well as the MISHFETs insulator/AlGaN/GaN
layer stack.
Although the model does not cover AlN interlayer underneath and GaN cap on top of the
AlGaN barrier, which are part of most samples used throughout this work (see appendix A), it
nonetheless provides a generic analysis and allows for the identification of the key parameters
regarding 2DEG properties. These key parameters will be emphasized and their impact on the
2DEG density will be pointed out separately.
6.1.1 The AlGaN/GaN heterostructure
The potential profile of the conduction band for an AlGaN/GaN heterostructure is illustrated
in fig. 6.1 [97, 98]. φB denotes the metal/AlGaN barrier height, ∆EC is the conduction band
offset between AlGaN barrier and GaN buffer, and ∆ is the depth of the potential well at the
heterointerface. +σp2 and ´σp2 are the polarization charges of the GaN buffer layer at the
bottom and at the AlGaN/GaN heterointerface, respectively. In contrast to the relaxed GaN
buffer, the strained AlGaN layer has a piezoelectric component additional to the spontaneous
contribution, resulting in a larger total polarization charge +σp1 and ´σp1 at its boundary
layers (see fig. 2.2). Further assuming that there is charge neutrality gives rise to the existance
of a surface charge +σs1 and a bottom charge ´σs2 at the surface and the bottom of the
structure.
The polarization charges can be linked to the surface potential φB and the electric field in the
AlGaN barrier layer (EAlGaN ) of the structure by applying Gauss’ law at the heterointerface
[97]:
Ψ ` EAlGaNdAlGaN `∆ “ 0, (6.1)
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Figure 6.1: Electron energy band diagram of the unpassivated AlGaN/GaN heterostructure.
where Ψ denotes the potential across the barrier as Ψ = φB ´∆EC . ∆ can be approximated
by
∆ “ σn ¨ pih¯
2
q2m˚ , (6.2)
with m˚ being the effective mass of the electrons in GaN and h¯ being the (reduced) Planck’s
constant. Eq. 6.2 leads to the analytical expression for the total induced sheet charge σn at the
AlGaN/GaN heterointerface, which in turn induces the 2DEG sheet carrier density nS :
σn “ q ¨ nS “ σp1 ´ σp2 ´ CAlGaNΨ ´ CGaNφ1` CAlGaN ¨
`
pih¯2{q2m˚˘ (6.3)
φ denotes for the potential at the substrate, while CAlGaN “ εr,AlGaN{dAlGaN and
CGaN “ εr,GaN{dGaN are the capacitances per unit area of the AlGaN barrier and the
GaN buffer, respectively, with the latter being significantly smaller due to the large GaN buffer
thickness dGaN . The denominator 1` cAlGaN ¨
`
pih¯2{q2m˚˘ accounts for band bending at the
heterointerface. It has been proven to be a valid simplification to neglect this band bending,
thus to assume the denominator to be equal to one [96, 97].
Eq. (6.3) illustrates that the amount of induced sheet charge σn essentially depends on
the net polarization charge σpol “ σp1 ´ σp2 at the heterointerface, minus depletion terms
resulting from the potential across the barrier (Ψ) on the one hand and, with minor effect,
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from the backside potential φ. Another valid simplification is to neglect the depletion term
from the buffer, CGaNφ [96, 97]. Hence, towards infinity AlGaN barrier thickness, the sheet
charge saturates at the value of the net polarization charge at the AlGaN/GaN interface, i.e.
σn “ σpol.
6.1.2 The insulator/AlGaN/GaN structure
Consideration of the insulator/AlGaN/GaN structure is of prime relevance for two reasons
in this work: on the one hand, a (typically very thin) insulator on top of the AlGaN/GaN
heterostructure is the key feature of the MISHFET architecture, which is the main subject
of this work. On the other hand, a (typically thicker) dielectric layer is also used for device
passivation which covers the device access region.
One of the most frequent findings associated with the deposition of any gate dielectric onto
AlGaN/GaN heterostructures is an increase of the 2DEG density nS,MIS . The carrier mobility
µ was found to be affected as well: An increase of µ has often been observed [12, 52, 55],
however decreased carrier mobilities have occasionally been found as well [96].
The schematic band diagram of a passivated AlGaN/GaN heterostructure is shown in
fig. 6.2. With the additional insulator on top of the AlGaN/GaN heterostructure, the formerly
free AlGaN surface of the unpassivated case becomes an insulator-AlGaN interface with a
corresponding conduction band offset ∆Einsc . A surface charge ´σs1, different to the former
AlGaN surface charge `σs1, is now located at the insulator surface. The insulator/AlGaN
interface is assumed to contain the interface charge σint “ σp1 ´ σT , composed of the AlGaN
polarization charge ´σp1 and an interface-trapped charge σT . Such interface-trapped charge at
the insulator/AlGaN interface, mostly given as nint “ σint{q, is typically being incorporated
by intentional as well as unintentional surface (pre)treatments prior to and during the initial
growth of the dielectric. In the experimental part of this work, it will be shown that σT largely
depends on the deposition technique and has major impact on the resulting device properties.
Now, the surface potential is considered at the insulator surface instead of the AlGaN surface
as in the unpassivated case. The additional dash (here in φ1B) denotes in the following for the
passivated heterostructure in order to distinguish from the unpassivated case.
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Figure 6.2: Electron energy band diagram for the passivated AlGaN/GaN heterostructure with
all interface and surface charges involved.
Applying Gauss’ law at the insulator/AlGaN interface in fig. 6.2 now gives
Ψ
1 ` Einsdins ` EAlGaNdAlGaN `∆ “ 0 (6.4)
where Ψ 1 “ φ1B ´∆EinsC ´∆EC denotes the potential across both, barrier and insulator layer.
Eins is the field in the insulator of thickness dins. Eq. 6.4 then leads to the following expression
for the induced 2DEG density at the passivated AlGaN/GaN heterostructure: [97]
σn,MIS “ q ¨ nS,MIS “ σp1 ´ σp2 ´ CBΨ
1 ´ CGaNφ´ CB/Cins ¨ σint
1` CB ¨
`
pih¯2{q2m˚˘ (6.5)
In analogy with the unpassivated case, the induced electron charge is equal to the net
polarization charge at the interface, minus depletion terms. Here, cB denotes the total
capacitance of both, AlGaN and insulator layer, i.e. 1/CB=1/Cins+1/CAlGaN with Cins being
the capacitance portion of the gate dielectric. Eq. 6.5 indicates that the depletion terms for the
passivated case are dependent on insulator thickness (CB decreases as dins increases) as well
as insulator-AlGaN interface quality, which determines the net interface charge σint. Thus, in
addition to the relative dielectric constant of the insulator, the potential difference pφ1B´∆EinsC q
and the insulator/AlGaN interface charge σint are the key properties that determine σn,MIS .
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6.1.3 Impact of the insulator properties
For all gate dielectrics used in this work, the dependency of 2DEG density on insulator thickness
was calculated on the basis of eq. 6.5. Starting values for φ1B, ∆EinsC and nint “ σint{q were
taken from literature (see tab. 6.1). Band gaps and band offsets were determined or calculated
by usage of the fundamental properties given in ref. [76]. All further material parameters
used for the calculation of nS,MIS are also summarized in tab. 6.1. It should be noted that
strain effects, which might be inroduced by the application of dielectrics [101, 110, 150], were
neglected in the following calculations. At larger dielectric thicknesses, however, additional
strain would affect the piezoelectric polarization and thus the 2DEG density. Fig. 6.3 gives an
overview of all relative dielectric constants and band offsets considered in this work.
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Figure 6.3: Schematic illustration of calculated band offsets of Al0.26Ga0.74N with all di-
electrics considered in this work. The relative dielectric constant of LaLuO3, εr = 17.6, follows
from the according experiment (sec. 6.4). All other numbers for bandgap Eg and relative dielec-
tric constant εr were taken from ref. [158].
Fig. 6.4 shows 2DEG sheet carrier densities nS,MIS for all dielectrics used throughout this
work as a function of dielectric thickness, calculated on the basis of the material parameters as
given in table 6.1. Regardless of the type of dielectric, nS,MIS increases with insulator thickness,
although these calculated curves differ in terms of slope and/or starting value at very thin
dielectric thickness. Hence, the dielectrics ’input’ parameters will be discussed separately to
outline their specific impact on the nS,MIS versus dins curves.
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Table 6.1: Overview of the initial numbers used for the calculation of nS,MIS as shown in
fig. 6.4. Unless otherwise noted, band gaps and conduction band offsets were taken from ref. [76],
values for surface potential and interface charge densities from ref. [96]. Numbers which were
deduced from the other parameters are indicated with an asterisk(˚).
gate band gap surface poten- ∆EinsC (eV) to φ
1
B ´∆EinsC interface charge
insulator Eg (eV) tial φ
1
B (eV) Al0.26Ga0.74Na (eV) nint (1012cm´2q
HfO2 6.0 1.36˚ 0.63 0.73d 0.0e
Si3N4 5.3 1.7 0.84 0.86˚ 0.0f
LaLuO3 5.2b 2.15˚ 1.24c 0.91d 0.0e
Al2O3 8.8 2.7 1.7 1.0˚ 5.0
SiO2 9.0 3.6 2.1 1.5˚ 1.0
a The bandgap of Al0.26Ga0.74N (Eg = 3.93 eV [21]) is 0.73 eV higher than the 3.2 eV of GaN, which was used
for the band offset calculations in ref. [76]. Thus, in conjunction with the fact that 63% of the total band
offset between Al0.26Ga0.74N and GaN are assigned to the conduction band [21], 0.46 eV were substracted
each from the data given in table III in ref. [76].
b Taken from refs. [155], [156] and [157]. This number corresponds to amorphous LaLuO3, the presumable
phase of the LaLuOx films generated in this work (see sec. 6.4).
c First order approximation: LaLuO3 has a conduction band offset of 2.1 eV to Si [155]. The conduction band
offset of high-k oxides to GaN, however, is typically „0.4 eV smaller compared to Si [76]. Another 0.46 eV
offset follows from the adaption to Al0.26Ga0.74N (see remark a).
d Estimated from an empirical model: φB ´∆EinsC = 0.458 ` 11.77 ¨ e´0.63¨Eg , which was derived from the
data given in ref. [96].
e No experimental numbers were reported so far for these dielectrics, therefore it was set to zero to simplify
matters here.
f In addition to ref. [96], a charge-neutral AlGaN/Si3N4 interface was found in refs. [97, 98] as well.
• Relative dielectric constant εr
The relative dielectric constant of the insulator directly affects both depletion terms in
eq. 6.5. With a larger εr, both CB and Cins are increased compared to dielectrics with
lower εr. Moreover, a dielectrics’ εr inversely correlates to its bandgap Eg [158, 159],
causing a trade-off between εr and Eg.
While dielectrics with a low relative dielectric constant yield higher nS,MIS , a high εr
maintains a high gate source capacitance, which is favorable regarding parasitic losses
and RF device performance. Dielectrics with high relative dielectric constant are thus
preferred for MISHFET gate insulators.
• Bandgap Eg
The bandgap of a dielecric does not directly appear in eq. 6.5, but inversely correlates
with (φ1B ´∆EinsC ) [96], which is part of the first depletion term in eq. 6.5. Moreover, Eg
has particular impact on the surface potential φ1B and the conduction band offset ∆EinsC
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Figure 6.4: Calculated sheet carrier densities nS,MIS as a function of dielectric thickness dins
for all dielectrics used in this work. Corresponding material parameters and numbers for the
calculation are given in tab. 6.1.
at the insulator/AlGaN interface.
Physically, a lower φ1B ´ ∆EinsC lowers the position of the conduction band at the
AlGaN/GaN interface, thus forming a deeper potential well which leads to an increase
of 2DEG electron density. Insulators with smaller band gap Eg therefore yield larger
2DEG densities nS,MIS . Regarding (leakage) current conduction, however, Robertson
and Falabretti proposed that a suitable (gate) insulator should provide a conduction
band offset of at least ∆EinsC “ 1 eV to the underlying semiconductor in order to ensure
sufficient leakage current suppression [76]. Dielectrics with a large bandgap are thus
preferable for usage as gate insulator.
• Interface charge nint
The net interface charge at the insulator/AlGaN interface σint is largely impacted by the
interface formation process, i.e. by the deposition technique and by predeposition proce-
dures. Typically, a positive net interface charge is found to exist at the insulator/AlGaN
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interface for various insulators, which causes an increase of the channel carrier density
nS,MIS [96]. On the other hand, a large interface charge density causes drawbacks such as
loss of device controllability (due to screening of the 2DEG), I-V hystereses during device
operation and/or DC-to-RF dispersion (see sec. 3.4). Shealy et al. consequently note that
“the ideal surface passivation (...) provides a fixed positive charge to neutralize the AlGaN
polarization charge” [98], which implies a charge neutral AlGaN/insulator interface.
• Insulator thickness dins
For obvious reasons, the thickness of the gate insulator has significant impact on gate
leakage current level. Electron tunneling probability is largely suppressed when the
insulator thickness increases. However, similar to the considerations regarding the relative
dielectric constant, increasing insulator thickness negatively impacts device controllability
and RF device performance.
Typical MISHFET gate insulator thicknesses are in the range of 3 nm to „10 nm, less
frequently even up to „20 nm. Since the choice of insulator thickness is a trade-off between
sufficient gate insulation and resulting device performance, many of the experiments
performed during this work deal with a variation of insulator thickness in order to find
an optimum thickness.
To further valuate the significance of the key parameters φ1B ´∆EinsC and nint, thickness
regimes below and beyond 10 nm of insulator thickness have to be considered separately. For
very small insulator thicknesses, i.e. the starting point of the curves in fig. 6.4, nS,MIS mainly
depends on φ1B ´∆EinsC . Beyond an insulator thickness of ~10 nm, on the other hand, a kind of
’steady state’ with more moderate slope of all curves is reached. Here, the insulator’s dielectric
constant or rather its inverse becomes the dominating parameter determining nS,MIS .
In fig. 6.4, Al2O3 as a gate insulator yields the highest sheet carrier concentration towards
higher dielectric thickness because a very high interface state density was taken as a basis for
the calculation (see tab. 6.1). If a zero interface density would be assumed instead, the Al2O3
curve would end up at nS,MIS = 10.7 ¨ 1012 cm´2, i.e. well in between the curves of HfO2 and
Si3N4 insulators in accordance with their relative dielectric constants. The significant increase of
nS,MIS with the Al2O3 gate insulator in turn emphasizes the large impact of interface-trapped
charges at the insulator/AlGaN interface: A larger net interface charge nint leads to more
pronounced bending of the nS,MIS vs. dins curve.
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Figure 6.5: Illustration of the impact of the major parameters, (φ1B ´∆EinsC ) and nint, on the
shape of the nS,MIS vs. dins curve, exemplarily shown for Si3N4 gate insulator.
Fig. 6.5 illustrates once more the impact of both, φ1B ´∆EinsC and nint. Starting point is
the curve of the Si3N4 gate dielectric as shown in fig. 6.4, which corresponds to the black
curves in fig. 6.5 a) and b), each. In the left graph, the impact of φ1B ´∆EinsC on sheet carrier
concentration is illustrated by means of variation of φ1B.
It becomes evident that φ1B ´∆EinsC has particular impact in the range of small dielectric
thickness, causing a discrepancy of almost 3 ¨ 1012 carriers per cm2 within a φ1B variation of
1 eV. Towards larger insulator thickness, the curves are closer.
The interface-trapped charge nint, on the other hand, predominantly affects the slope of the
nS,MIS vs. dins curves as shown on the right graph in fig. 6.5. A large amount of interface-
trapped charge gives rise to a considerable increase of nS,MIS , as was already observed in case
of the theoretical Al2O3 curve shown in fig. 6.4. On the other hand, by assuming a sufficiently
large accumulation of holes at the interface, indicated by the minus sign of nint, the slope of
the curve can even become inverted.
Besides the comprehensive discussion of material parameters of the different dielectrics,
another almost unnoticed, but important ’parameter’ shall be mentioned here, which can largely
affect the 2DEG properties: The treatment of the (Al)GaN surface prior to the deposition of any
dielectric. A distinction must be made between intentional and unintentional surface treatments.
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Wet chemical treatments such as short dips in hydrochloric acid (HCl1) or ammonium hydroxide
(NH4OH) are capable of removing native oxides (Ga2O3 and/or Al2O3) from the (Al)GaN
surface [160, 161]. Both treatments were proven to provide a well defined surface status prior
to dielectric deposition, which is favored in order to achieve homogenous and reproducible
growth.
Among the unintentional treatments, on the other hand, the dielectric deposition process
itself is of prime relevance. Depending on the deposition technique, the (Al)GaN surface is
exposed to thermal, physical or plasma treatment at the very beginning of dielectric deposition
until coalescence of its first layer(s). For instance, one specific deposition technique was found
to cause degradation of the AlGaN/GaN heterostructure, regardless of the respective dielectric
or its thickness.
It has to be noted, however, that all preliminary theoretical considerations made in this
section are afflicted with certain error due to incomplete or imprecise knowledge of actual
material parameters. Such ab-initio considerations are helpful, though, in many respects: They
can be used to pre-define and determine essential parameters of the experiment, they further
can support analyses after the experiment by e.g. supporting the derivation of key parameters,
and last but not least they can reveal e. g. processing faults which might occur during the
experiment. For instance, the knowledge of the theoretical background as presented in this
section has been utilized for curve fitting in order to find an estimate of interface-trapped
charge nint and surface potential or band offset φ
1
B ´∆EinsC for any given insulator investigated
throughout this work (see sec. 6.5.3 and 6.6).
6.2 Silicon Nitride
Usage of silicon nitride (Si3N4) for insulating gate III-N devices was proposed for the first time
by Shur et al. in 1995 [162]. In the following, various groups utilized Si3N4 as a gate dielectric
for AlGaN/GaN-based MISHFET [11, 100, 104, 163, 164, 165, 166, 167]. The theoretical
conduction band offset of Si3N4 to AlGaN, ∆EinsC = 0.84 eV, does barely fulfil the ∆EinsC ě1 eV
criterion (see sec. 6.1.3). However, several groups reported Si3N4 to be a preferable gate
1 In the HFET baseline process that was used throughout this work [14], a wet chemical acid treatment
(60 sec. dip in 1:1 diluted HCl:H2O) was performed prior to every surface sensitive processing step such as
metallization, passivation or deposition of the gate dielectric.
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dielectric due to the relatively low or almost zero density of states at the Si3N4/GaN interface
[86, 96, 98].
Throughout this work, Si3N4 gate dielectric has been used as a vehicle for both, device and
processing evaluation. Standard deposition technique for Si3N4 is PECVD (as was described
briefly in sec. 5.4), although it can also be synthesized by means of catalytic CVD or MOCVD
[168].
Experiment
In order to demonstrate the electrical performance and capability of Si3N4-based MISHFET,
sample C from sec. 5.4 is revisited here as a representative for the achievable device performance.
Processing and PECVD deposition parameters are outlined in sec. 5.4. The reference HFET as
presented in this section was passivated with standard 120 nm of Si3N4, whereas the Si3N4-based
MISHFET was left without a further passivation layer, i.e. its access regions are covered with
the thin (11.5 nm) Si3N4 gate dielectric solely.
After Si3N4 gate dielectric deposition, the sheet carrier density rose from initial 7.3 ¨ 1012{cm2
to 10.63 ¨ 1012{cm2. This number is in excellent agreement to theory (see fig. 6.4), where 11.5
nm of Si3N4 were calculated to cause a 2DEG sheet carrier increase from 7.0 ¨ 1012{cm2 to
10.2 ¨ 1012{cm2. As the theoretical curves in sec. 6.1.3 were calculated with the assumption
of zero total charge at the insulator/AlGaN interface, this result once more confirms the high
quality of the Si3N4/(Al)GaN interface.
Gate diode characteristics as shown in fig. 6.6 illustrate good insulating capability of Si3N4 as
a gate dielectric for MISHFET. In spite of the moderate (theoretical) conduction band offset of
Si3N4 to (Al)GaN, leakage currents in both biasing regions were remarkably reduced by several
orders of magnitude by insertion of 11.5 nm of Si3N4. The onset of diode forward current is
shifted to beyond +4 V, corresponding to the upper measurement limit in this experiment.
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Figure 6.6: Gate diode characteristics of (passivated) reference HFET (black curve) and (un-
passivated) Si3N4-based MISHFET (blue curve), the latter showing a remarkable suppression of
gate leakage current.
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Figure 6.7: Transfer characteristics and transconductances (dashed lines) of reference HFET
(black curves) and Si3N4-based MISHFET (blue curves).
6.2 Silicon Nitride 77
Threshold voltages were extracted from transfer characteristics as shown in fig. 6.7. A
threshold voltage of -2.1 V for the reference HFET compares to Vth = -5.0 V for the Si3N4-
based MISHFET. Both numbers are in good agreement to theory (see fig. 3.4). The drop of
transconductance (passivated HFET: 219 mS/mm, Si3N4-based MISHFET: 158 mS/mm) is
also in accordance with the theoretical considerations as presented in fig. 3.4. The offset of
around 30 mS/mm to the theoretical curve, which is valid for both devices, could be due to the
specific source resistance value chosen for the calculation.
Another feature of the Si3N4-based MISHFET, which becomes obvious from fig. 6.7, is the
much larger gate voltage swing of the Si3N4- MISHFET (GVS = 2.5 V) compared to the
reference HFET (GVS = 0.85 V). This is beneficial in view of possible achievable amplifier
performance as long as the overall transconductance is sufficiently high for the intended
application. In this context, the higher drain saturation current of the Si3N4-based MISHFET,
I
1
D,sat = 698 mA/mm, is advantageous as well when compared to ID,sat = 415 mA/mm of the
reference HFET (see eq. 3.13).
In spite of the improved DC performance, the not extra passivated Si3N4-based MISHFET
reveales poor current collapse behavior as was measured by means of pulsed I-V output
characteristics. At VDS = 20.0 V, only 16% of the current pulsed from (0/0) were recovered
under gate lag measurement conditions. Class-B quiescent biasing condition further reduces ID
down to 5% at VDS = 20.0 V, compared to the current levels pulsed from (0/0) quiescent bias
point. This indicates that the majority of electrons which are being captured in the according
trapping sites is injected from the gate electrode.
As a result, Si3N4 has demonstrated remarkable potential for the use as gate dielectric for
AlGaN/GaN MISHFET. Besides improved 2DEG transport properties as already outlined in
sec. 5.4, Si3N4-based MISHFET provide noticable suppression of gate leakage current, almost
close to suppression levels of dielectrics with much higher conduction band offsets to (Al)GaN.
The smooth behavior of threshold voltage and maximum transconductance in light of the
theoretical considerations reconfirms that a Si3N4/(Al)GaN interface of high quality with a very
low density of states was formed. All improvements in terms of device performance, however,
rely on careful and proper Si3N4 deposition conditions and (Al)GaN surface pretreatment.
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6.3 Silicon Dioxide
SiO2 is the first gate insulator which has ever been used for fabrication of AlGaN/GaN-based
MISHFET [10]. Among the insulators used thoroughout this work, SiO2 provides the highest
bandgap as well as the highest conduction band offset to AlGaN/GaN (see sec. 6.1.3) and thus
features superior insulating properties. However, SiO2-based MISHFET typically suffer from
current collapse and poor RF performance, which is believed to result from shallow traps in
the near-surface region, caused by incorporation or diffusion of Si or oxygen atoms during SiO2
formation [92, 96]. Consequently, only few groups have successfully demonstrated SiO2-based
MISHFET with satisfying device performance up to date [11, 12, 95].
Experiment
SiO2-based MISHFET were fabricated in this work using adjacent pieces of wafer N201F. After
completion of ohmic contacts, a low-rate PECVD process was employed to deposit ~10 nm of
SiO2 with a refractive index of 1.46, both determined by ellipsometry measurements. PECVD
deposition parameters and resulting layer properties are given in table 6.2. Sheet carrier
densities were measured to be 6.8 ¨ 1012{cm2 and 7.3 ¨ 1012{cm2 for (unpassivated) reference
HFET and MISHFET, respectively, as determined from Hall measurements.
Basic DC characteristics of SiO2-based MISHFET as compared to the reference HFET
are shown in fig. 6.8 by means of gate diode characteristics (left graph) as well as transfer
characteristics, along with corresponding transconductances (right graph, IDS in semilogarithmic
scale). Gate leakage currents of the MISHFET are suppressed by three and almost eight orders
of magnitude in reverse and forward biasing region, respectively, compared to the reference
HFET. Moreover, up to VGS = +6V, only a negligible increase of gate leakage current is
observed until avalanche breakdown of the oxide occurs.
Table 6.2: Low-rate PECVD process parameters used for the deposition of ~10 nm of SiO2.
SiH4 N2O Pressure RF power Temperature Duration
(sccm) (sccm) (mbar) (W) (˝C) (sec)
40 700 400 8.0 380 90
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Figure 6.8: Gate diode characteristics (left hand side) as well as transfer characteristics (right
hand side) with transconductances (dashed lines) of unpassivated reference HFET and SiO2-
based MISHFET.
These results clearly confirm the excellent insulating properties of the SiO2 gate oxide.
However, it should be stressed that even higher leakage current suppression was reported by
other groups with similar SiO2 insulator thickness (leakage current of 10´10 A at VGS = -20 V
[169]), which indicates that there is still room left for optimization of both, SiO2 layer quality
as well as deposition processing in terms of pre- and post deposition treatments.
Threshold voltage and transconductance of the SiO2-based MISHFET were extracted to be
-5.15 V and 153 mS/mm, respectively, compared to Vth = -1.85 V and gm,max = 189 mS/mm
of the reference HFET. While the drop of gm,max is well in agreement with theory, the absolute
threshold voltage of the SiO2-based MISHFET is slightly higher than calculated on the basis of
eq. 3.12: With zero bias gate capacitances of 41.7 pF and 19.6 pF for HFET and MISHFET,
respectively, a Vth,MIS of -4.2 V would be expected. The deviation of „1.0 V is indicative for
an interface charge density of nint „ 1.9 ¨ 1012{cm2 at the SiO2/(Al)GaN interface, which is in
reasonable accordance to the 1.0 ¨ 1012{cm2 published in ref. [96].
In spite of the decreased transconductance of the SiO2-based MISHFET, the small-signal
performance exceeds that of the reference HFET. In fig. 6.9, maximum cut-off frequency fT
and maximum frequency of oscillation fmax are shown for both types of FET as a function of
gate voltage, normalized to the respective threshold voltages. A MISHFET cut-off frequency of
fT = 17.5 GHz compares with fT = 10.2 GHz of the reference HFET, whereas the maximum
frequency of oscillation, fmax = 31.0 GHz, compares to fmax = 29.6 GHz in case of the HFET.
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In consideration of eq. 3.15, the higher cut-off frequency fT demonstrates that the MISHFET’s
lower gate capacitance over-compensates the loss of transconductance. With such higher cut-off
frequency, even fmax still exceeds the HFET value (see eq. 3.16). These results indicate that
SiO2-based MISHFET can actually outperform Schottky gate HFET in terms of small-signal
performance.
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Figure 6.9: Maximum frequency of oscillation fmax (full symbols) and maximum cutoff fre-
quency fT (open symbols) of HFET and SiO2-based MISHFET as a function of gate voltage,
normalized to Vth.
However, the main drawback of SiO2 as a gate oxide for AlGaN/GaN-based MISHFET
is known to be a poor current collapse behavior, resulting in correspondingly limited power
performance. Pulsed I-V measurements of the SiO2-based MISHFET are shown in fig. 6.10. At
VGS = 2 V and VDS = 20 V, drain currents pulsed from class-B quiescent bias point reach
only ~25% of the value obtained from the un-stressed (0/0) quiescent bias point. The pulsed
device performance even remained unsatisfactory after removal of SiO2 from the device access
region and subsequent application of the standard Si3N4 passivation layer (corresponding to one
of the possible MISHFET passivation strategies presented in sec. 5.5). These results suggest
6.3 Silicon Dioxide 81
that surface states have actually been established irreversibly during SiO2 deposition, causing
electron trapping and thus current collapse.
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Figure 6.10: Output characteristics of the SiO2-based MISHFET pulsed from (0/0) (black
curves) and from class-B quiescent bias point (red curves), indicating severe current collapse.
The severe current collapse is also reflected in large-signal load-pull measurements, which
were performed on both, reference HFET and SiO2-based MISHFET. Measurement conditions
were VDS = 20 V, VGS = -1 V (HFET) or VGS = -2.5 V (MISHFET), respectively, and
f = 2 GHz. At an input power Pin = 15 dBm, the SiO2-based MISHFET achieved 21dBm,
which is only half much as the 24 dBm of the corresponding (passivated) HFET.
In spite of its good insulating properties, SiO2 turned out to provide too low power performance
to be used as an AlGaN/GaN MISHFET gate insulator.
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6.4 Lanthanum lutetium oxide
The experiments with LaLuO3 rather represent a ’proof of concept’ to evaluate the general
applicability of this rare earth oxide and its interaction with (Al)GaN/GaN heterostructures.
In contrast to the silicon CMOS technology, for which increasing research activity regarding
LaLuO3 has recently launched2, interaction with III/V semiconductors regarding interface
formation and band alignment has not yet been investigated in detail. LaLuO3 stands out
among the other gate dielectrics used in this work because of two features: The very high
relative dielectric constant of εr « 25-32 [156, 157] as well as its relatively high (assumed)
conduction band offset to AlGaN (∆EinsC « 1.24 eV ), which even exceeds the offsets of the well
established gate dielectrics Si3N4 and HfO2. Thus, LaLuO3-based MISHFET are expected to
provide good insulating properties while maintaining high transconductance.
Experiment
The LaLuO3 films used in this experiment were fabricated via ’Pulsed Laser Deposition’ (PLD)
with thicknesses of 3, 6, 9, and 18 nm. The principle of PLD technique is briefly outlined in
appendix B.2. The relative dielectric constant of εr „ 17.6, extracted from C(0) measurements
of large-area diodes of all samples, is lower than expected: Comparable LaLuO3 thin films on
Si, originating from the same deposition tool, revealed an εr of 32.0 [157]. The lower εr could
be indicative of a higher amount of oxygen in the LaLuO3 films, thus a distorted stoichiometry
in this experiment. A higher substrate temperature during the PLD process and/or a post
deposition annealing could lead to an increased relative dielectric constant [156].
The sheet resistance of all samples was found to be increased after deposition of LaLuO3,
from 482 Ω/sq (reference sample) to „527 Ω/sq, irrespective of oxide thickness. This increase
is attributed to a decrease of the carrier mobility of all LaLuO3 samples from 1850 cm2/Vs
to 1610 cm2/Vs, while the sheet carrier density remained almost constant (7.0 ¨ 1012{cm2
before oxide deposition, 7.4 ¨ 1012{cm2 after oxide deposition). In contrast to the zero shift
phenomenon, this mobility drop appears to be independent from oxide thickness, which allows
for the conclusion that the deposition procedure introduced damage to the oxide/AlGaN
2 According to the roadmap given in [158], lanthanum-based rare earth oxides are expected to become the
preferred Si MOSFET gate oxide from 2016 on due to their superior high relative dielectric constant.
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interface. In this context, a similar „250 cm2/Vs drop of the carrier mobility was found in the
PLD-Al2O3 samples.
Gate diode characteristics of all LaLuO3-based MISHFET, compared to the reference Schottky
HFET, are shown in fig. 6.11. LaLuO3 as a gate dielectric provides reasonable leakage current
suppression of up to four orders of magnitude in the reverse biasing region. In addition,
the suppression of leakage current correlates well with oxide thickness. The good insulating
properties of LaLuO3 support the assumptions made in sec. 6.1.3, where a sufficiently high
conduction band offset of ∆EinsC = 1.24 eV was predicted for the LaLuO3/AlGaN interface.
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Figure 6.11: Large-area MIS diode characteristics of the samples with 3, 6, 9, and 18 nm
LaLuO3 gate oxide. The suppression of leakage current in the reverse biasing region of up to
four orders of magnitude compared to the reference HFET correlates well with increasing oxide
thickness.
On the other hand, a conspicuous behavior in the MIS diode characteristics becomes evident
in fig. 6.11. All measurements were carried out beginning from the negative, i.e. from -8 V, to
+2 V. During this bias sweep, the currents of all LaLuO3-based MIS diodes reach a minimum
and switch their polarity prior to VGS = 0 V. All measurements were carried out with 0.05 V
voltage step width, 20 ms integration time (’medium’ setting) and with zero delay time between
the steps.
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The observed effect obviously originates from the dielectric itself since the reference diode
does not suffer from such opposite currents. Moreover, the position of the zero shift correlates
with LaLuO3 film thickness, i.e. the shift is more pronounced at higher oxide thickness, which
suggests that this effect is related to the ’bulk’ oxide rather than to an interface effect.
The origin of this phenomenon, denoted by ’zero shift’ here, is not fully clarified yet. It is
plausible to assume that such charge transport opposite to an external bias is driven by an
internal electric field in the dielectric, possibly originating from trapped space charge [170].
Such internal field is presumably established by the displacement of mobile charges inside the
oxide during the applied negative voltage [171]. Time-resolved measurements, different voltage
sweeping times or pulsed measurements could provide more insight to identify the mechanism
involved, but have not been performed within this experiment. Nevertheless, mobile charges are
well known to exist in oxides due to ionic impurities [39]. This explanation is also supported by
hysteresis effects which occured in C-V loop measurements.
The fact that both irregularities, zero shift of MIS diode current and carrier mobility drop,
have been observed in the experiment with PLD Al2O3-based MISHFET as well (see sec. 6.5.4),
allows for the conclusion that these effects are not primarily related to the specific oxide material,
but rather to the PLD process as such, be it due to impurities or due to a general immatureness
of this technique in interaction with III-N semiconductors such as (Al)GaN.
In conclusion, lanthanum lutetium oxide has been shown general applicability to be used as
a gate dielectric for AlGaN/GaN-based MISHFET. A reasonable suppression of leakage current
has been achieved, supporting the assumptions regarding the sufficiently large conduction
band offset (∆EinsC « 1.24 eV ) between LaLuO3 and (Al)GaN. However, the performance
of these first devices in terms of carrier mobility and transconductance obviously suffers from
impurities which were introduced during oxide deposition. An optimization of the PLD process
combined with a deeper fundamental understanding of the general compatibility of PLD and
III-V semiconductors is thus indispensable in order to make LaLuO3 a viable alternative gate
oxide for AlGaN/GaN-based MISHFET.
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6.5 Aluminum Oxide
Al2O3 as a gate dielectric can be realized by a variety of possible deposition techniques. Al2O3
can be fabricated epitaxially by MOCVD or molecular beam epitaxy (MBE), further by atomic
layer deposition (ALD), by pulsed laser deposition (PLD), or simply by oxidation of a thin
Al layer or parts of the AlGaN barrier itself. The majority of these deposition methods was
employed throughout this work in order to deposit thin Al2O3 gate dielectric for fabrication
of AlGaN/GaN MISHFET. Barrier oxidation was performed by using an AlInN barrier layer
instead of AlGaN. Studys of all these different deposition techniques will be presented in the
subsections of this chapter.
6.5.1 Al2O3 formed by MOCVD
The series of Al2O3-based MISHFET fabricated by MOCVD growth technique are referred
to as MOCVD-Al2O3 in the following. Three adjacent pieces of wafer N311B were processed
simultaneously up to completion of the ohmic contacts. Deposition of MOCVD-Al2O3 gate
oxide was carried out by the group of Prof. Kordoš et al. at the Slovak Academy of Science
(SAS), Slovakia. The low-pressure MOCVD growth procedure applied here is described in
detail in the corresponding publication [172]. Oxide thicknesses of 2.7, 8.5, and 12.0 nm with
a relative dielectric constant εr = 8.5 were deposited. Standard Ni/Au gates were formed by
e-beam evaporation.
The capability of gate insulation of MOCVD-Al2O3 was investigated by means of I-V
measurements of large-area diodes from each sample. Fig. 6.12 shows exemplary curves from
all samples together with a reference HFET. The onset of scattering in the 10´8 A/cm2 range
stems from measurement tool malfunction. The reduction of gate current scales well with
oxide thickness: The 12.0 nm Al2O3 MISHFET exhibits almost four orders of magnitude lower
IG current level in reverse biasing region beyond Vth than the reference HFET. With respect
to oxide thickness, MOCVD-Al2O3-based MISHFET provide the most effective gate leakage
current suppression compared to the other Al2O3-based MISHFET, fabricated by using different
deposition techniques throughout this work.
Capacitance-voltage (C-V) measurements were performed at 1 MHz on large-area MIS diodes.
Exemplary C-V curves from all samples are shown in fig. 6.13. The distinct transition from
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Figure 6.12: Exemplary large-area diode I-V curves from MISHFET with 2.7, 8.5, and 12.0 nm
MOCVD-Al2O3 gate oxide.
2DEG accumulation to depletion in addition to negligible charge-injection-type hysteresis
windows as observed in C-V loop measurements are indicative for a high-quality oxide/(Al)GaN
interface with low defect state density [57, 58].
Sheet carrier densities of all MISHFET were obtained from both, integration of C-V curves
from -5 V to 0 V as well as Hall measurements performed on ungated Hall structures (see
fig. 6.14). Hall measurements revealed slightly increased 2DEG densities with increasing oxide
thickness tox, while integration of C-V curves led to decreased nS,MIS compared to the initial
value. Since drain saturation currents ID,sat of all samples also decrease with increasing oxide
thickness, the results from integration of C-V curves were proven to correctly reflect the
properties of the device’s 2DEG channel.
The key difference between Hall patterns and large-area diodes regarding the observed nS,MIS
deviation is the presence of the gate metallization: While Hall patterns typically possess a ’free’,
i.e. non-metallized oxide surface, large-area diodes as well transistors are covered with Ni/Au
metallization in their gate area. This metal evaporation procedure not only alters the barrier
height φ1B, but probably also introduces or modifies interface-trapped charge nint [12, 38].
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Figure 6.13: Exemplary capacitance-voltage (C-V) curves of large-area diodes from all
MOCVD-Al2O3-based MISHFET measured at 1 MHz.
The results as presented in fig. 6.14 indicate that both parameters have to be taken into
account in this experiment. The general offset between Hall- and C-V-determined nS,MIS
probably stems from an increased barrier height φ1B of the Ni/oxide interface as compared to the
’free’ surface. The inverted slope of the nS,MIS vs. tox curve determined by C-V measurement,
on the other hand, is indicative for negatively charged interface-trapped charge nint.
Processed MISHFET of the MOCVD-Al2O3 series turned out to suffer from very high
variability of the results such as threshold voltage and transconductance, which is indicative for
a non-homogenous oxide thickness distribution across the sample. This scatter in transistor
parameters prevented further detailed analysis of the processed MISHFET. Nevertheless, the
good insulation properties as shown in fig. 6.14 confirm the potential of MOCVD-Al2O3 to be
a viable gate dielectric for AlGaN/GaN MISHFET.
6.5.2 Al2O3 formed by ALD
Amongst the various deposition techniques for Al2O3, atomic layer deposition (ALD) is the most
established growth method to date which has been utilized by many groups for fabrication of
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Figure 6.14: Sheet carrier densities nS,MIS obtained from Hall measurements (blue symbols)
and from integration of the C-V curves (red symbols). The initial carrier concentration is indi-
cated by a black star at zero oxide thickness.
AlGaN/GaN-based MISHFET [55, 142, 173, 174]. ALD growth of a gate oxide, which is briefly
described in appendix B.1, has been used for the first time at RWTH GaN-BET, therefore an
initial baseline process has been developed (which applies to HfO2 as well, see sec. 6.6). Water
(H2O) and ozone (O3) were used as oxygen precursors for the deposition of Al2O3, denoted by
H2O-Al2O3 and O3-Al2O3, respectively.
Process development and optimization were conducted on the basis of MIM capacitors, whose
electrical properties were monitored by means of I-V and C-V measurements. On the one hand,
MIM analyses are readily accomplishable to obtain a quick estimate of the oxide quality. On
the other hand, the analysis of MIM capacitors is limited to the determination of only few
parameters, relative dielectric constant εr, oxide resistivity ρ, and dielectric breakdown field
strength Ebr. Furthermore, MIM capacitors do not reflect the conditions of a real transistor,
since the oxide is deposited onto a metal electrode instead of (Al)GaN. Therefore, the significant
relevance of (Al)GaN/oxide interface formation and -quality is not reflected by usage of MIM
test structures but requires dedicated devices.
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Growth temperature for both, H2O-Al2O3 and O3-Al2O3, was set to 360 ˝C in order to
maintain comparability to the HfO2-based MISHFET (sec. 6.6). From literature, it is known
that film density and relative dielectric constant increase with higher ALD growth temperature
[175]. On the other hand, the ALD temperature window is limited upwards by possible onset
of aluminum source gas decomposition above 377 ˝C or 450 ˝C [176, 177].
H2O-Al2O3 MISHFET with 3, 6, and 9 nm oxide thickness and O3-Al2O3 MISHFET with 3
and 6 nm oxide thickness were fabricated. Owing to contamination restrictions of the ALD tool,
all samples were passivated prior to ALD of Al2O3 with the standard 120 nm Si3N4 passivation
layer in order to cover all metallized structures such as ohmic contacts. Subsequently, the
gate trenches of all transistors were locally re-opened by selective wet-chemical removal of the
Si3N4 layer using hydrofluoric acid (HF). In comparison to Fluorine-based plasma etching, this
technique does not incorporate F atoms into the AlGaN barrier which are known to deplete
the 2DEG [153, 154]. By this wet-chemical processing approach, however, gate structures are
unavoidably slightly over-etched. After Al2O3 deposition, gates with double gate length were
fabricated, causing an overlap of the metallization towards drain, but still a gap between gate
and source remained uncovered by Si3N4. A schematic of the resulting transistor cross section
is shown in fig. 6.15 a), the corresponding TEM micrograph is shown in fig. 6.15 b). Also, due
to the adapted processing scheme, Hall patterns, large-area diodes and FAT-FET could not be
fabricated.
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Figure 6.15: Schematic cross section (a) and TEM micrograph of a MISHFET with 9 nm H2O-
Al2O3 gate oxide, showing the shape of a gate formed by means of the modified processing ap-
proach. Both, the overlap of the gate metallization towards the drain side of the transistor as
well as a gap of uncovered surface in the gate-source region are clearly visible.
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The relative dielectric constant, extracted from C(0) measurements of gate diodes at f = 1 MHz,
was determined to be εr « 7, irrespective of the kind of oxygen precursor or Al2O3 oxide
thickness. This number is rather low compared to both, results from Al2O3 layers grown by
the alternative deposition techniques within this work as well as compared to typical literature
numbers. However, the low relative dielectric constant could be a result of the moderate
deposition temperature during ALD and could possibly be increased by performing a post
deposition annealing (PDA) [175, 178, 179], which was not conducted within this experiment.
Typical transfer characteristics and transconductances are shown in fig. 6.16 exemplarily for
the series with H2O-Al2O3 gate oxide. All device parameters extractable from these curves
behave in good agreement with theory: Maximum transconductances of the MISHFET decrease
with increasing gate-to-channel separation, whereas drain saturation currents as well as absolute
threshold voltages are increased with increasing oxide thickness. Similar coherent dependency
of ID,sat and gm,max on oxide thickness was found for the series with O3-Al2O3 gate dielectric.
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Figure 6.16: Transfer characteristics (symbols) and transconductances (dashed lines) of H2O-
Al2O3-based MISHFET compared to the reference Schottky HFET.
Due to the larger vertical gate-to-channel separation, threshold voltages of all MISHFET shift
to larger negative values compared to the reference HFET (see fig. 6.17). Threshold voltages
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Figure 6.17: Overview of threshold voltages, extracted from transfer characteristics of all sam-
ples with ALD Al2O3 as a gate dielectric. Open symbols with dashed lines illustrate the calcu-
lated threshold voltages according to eq. (3.10).
of all samples are plotted in fig. 6.17 along with an approximation of Vth, based on eq. (3.10)
(open blue symbols). Trapped charges, which are known to impact the actual threshold voltage,
were firstly neglected for these calculations. The missing 2DEG density values were deduced
from the drain saturation currents (ID,sat) by the simple assumption that nS,mis did rise to
the same extent as ID,sat did (compared to the reference HFET). In other words, the ratio
nS,MIS/nS in eq. (3.10) was simply replaced by ID,satpMISq/ID,satpHFET q .
Threshold voltages of the H2O-Al2O3-based MISHFET are in good agreement to calculation,
whereas O3-based Al2O3 MISHFET deviate from the calculated threshold voltages, more
pronounced with increasing oxide thicknesses. The fact that the degree of deviation increases
with increasing oxide thickness suggests that it is caused by oxide-trapped charges, not by
interface trap states (which would be basically independent of actual oxide thickness).
Pulsed I-V measurements were conducted in order to evaluate the high-frequency behavior
of all MISHFET with different Al2O3 oxides and thicknesses investigated here. In this context,
it is important to consider the device geometry, which was illustrated in fig. 6.15 a) and b).
Although all samples enjoy a field plate-like metallization overlap in the gate-drain region, these
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devices suffer from an unpassivated (or solely gate oxide-’passivated’) gap in the gate-source
region due to the elongated length of the recessed gate trenches in the Si3N4. The importance of
full passivation of the entire active device region, i.e. in the gate-drain as well as the gate-source
region, for an effective suppression of current collapse was emphasized by Arulkumaran et al.
[84].
Fig. 6.18 shows the ID current collapse for all samples investigated here, i.e. the ratio
of ID measured from 0/0 quiescent bias point vs. ID measured from class-B quiescent bias
point. Values for ID were taken at VDS = 15 V from the VGS = 0 V branch in the output
characteristics, each. Current collapse is mitigated with increasing oxide thickness, leading
to full recovery of drain current with 9 nm H2O-Al2O3. The suppression of current collapse
achieved by the MISHFET is attributed to the Al2O3 layer as such, since it acts as passivant in
the device access regions in which the Si3N4 passivation was removed prior to ALD.
0 3 6 9
0
20
40
60
80
100
 I D
 (c
la
ss
-B
) /
 I D
 (0
/0
) (
%
)
 
 H2O-Al2O3
 O3-Al2O3
Oxide thickness (nm)
Figure 6.18: Magnitude of current collapse observed for all samples from both ALD-Al2O3
experiments as a function of oxide thickness. H2O-Al2O3 provides full current collapse recovery
with 9 nm oxide thickness.
6.5 Aluminum Oxide 93
The experiment revealed that ALD Al2O3-based MISHFET exhibit smooth device behavior
and considerable DC as well as RF performance capabilities. O3-Al2O3 MISHFET did not exhibit
as high drain currents as H2O-Al2O3 MISHFET, possibly as a result of the apparently higher
interface state density compared to H2O-Al2O3 MISHFET which was deduced from the Vth
analysis. Nevertheless, atomic layer deposition was proven to be a feasible deposition technology
providing reliable and reproducible gate oxide growth for AlGaN/GaN-based MISHFET.
6.5.3 Al2O3 formed by oxidation of Al
Sputtering of a few nanometers of aluminum, followed by subsequent oxidation, is another
approach to fabricate thin Al2O3 oxide [180, 181, 182, 183], which is referred to as "SO Al2O3"
in this work. An experiment dealing with SO Al2O3 gate oxide was conducted using three
pieces of wafer N313D in order to investigate the general applicability of this oxide fabrication
technique in AlGaN/GaN-based MISHFET processing. Generally, SO Al2O3-based MISHFET
yielded no satisfying results in terms of insulating properties as well as device performance,
which appears to be attributed rather to the deposition (or fabrication) technique as such than
to the ’bulk’ properties of the SO Al2O3 films.
All samples were subjected to standard processing up to ohmic contact formation. Fabrication
of thin Al2O3 layers by means of sputtering and subsequent oxidizing was carried out by the
group of Kordoš et al., Slovak Academy of Science, Slovakia. About 3 nm of aluminum were
sputtered onto two samples and then oxidized in dry oxygen atmosphere at a pressure of
200 Pa and at room temperature. Both MISHFET samples were subjected to the corresponding
processing steps concurrently. After formation of standard Ni/Au gates, the reference HFET
received the standard 120 nm Si3N4 passivation while both MISHFET were left unpassivated.
According to the relative dielectric constant obtained for the SO Al2O3 fabricated here,
εr = 12 [172], gate oxide thicknesses of 1.5 nm (sample A) and 3.3 nm (sample B) were
extracted from C(0) measurements from both MISHFET. Oxide thicknesses are thus different
by a factor of more than two, although both samples were subjected to identical processing,
particularly oxide formation steps. An oxide thickness of 1.5 nm is even lower than the initial
nominal Al thickness of 3 nm. It can be ruled out that oxidizing of (part of) the Al layer failed,
because otherwise the entire device would have been short-circuited and mesa isolation current
measurements would not have revealed leakage currents in the range of few nA at V = 20 V.
As a consequence, it has to be assumed that the initial Al thickness is less than specified.
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Typical large-area (MIS) gate diode characteristics of SO Al2O3-based MISHFET and
reference HFET are shown in fig. 6.19. As a consequence of the very thin gate oxide, both
MISHFET diodes reveal Schottky-like characteristics rather than MIS-like behavior. Reverse
leakage currents are decreased by one order of magnitude, whereas almost no current suppression
is observed in forward biasing region. Sample B yields slightly lower current compared to
sample A in both biasing regions due to the slightly thicker gate oxide. However, the factor of
two in oxide thickness is hardly reflected in the corresponding I-V curves.
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Figure 6.19: Large-area (MIS) diode characteristics of SO-Al2O3-based MISHFET compared to
reference HFET. MIS diodes reveal Schottky-like characteristics rather than MIS-like behavior.
Comparable MISHFET with similar Al2O3 thicknesses of 1.5 and 3.2 nm (fabricated by
thermal oxidation of an AlInN barrier, see sec. 6.5.5) demonstrated that a twice as large oxide
thickness can actually yield a factor of two lower reverse leakage current (see fig. 6.24). The
fact that such current suppression is not achieved in this experiment indicates a non-negligible
conductivity of the SO Al2O3 oxide.
The assumed oxide conductivity was actually confirmed by mesa isolation measurements
performed on all samples. Differences in mesa leakage current between reference sample and
MISHFET samples are necessarily related to the SO Al2O3 layer. Mesa leakage currents are
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increased by approximately one order of magnitude by each 1.6 nm of SO Al2O3 (see tab. 6.3).
In addition to the oxide conductivity, a severe density of interface trap states apparently
exists at the oxide/(Al)GaN interface as can be deduced from the transistor behavior. Transfer
curves, measured in a loop from +2 V down to -4 V (i.e. below threshold) and back to +2 V
with constant VDS , exhibit severe drain current hystereses for both MISHFET, while the
reference HFET does not suffer from such hysteresis (see fig. 6.20).
Such current hysteresis is indicative of (very) slow trap states, presumably located within
the oxide [170]. Traps are filled with electrons during negative gate bias voltage, which thus
constitute a negatively biased ’virtual gate’ which in turn (additionally) depletes the 2DEG
channel [81]. Owing to their large time constant, these traps are still charged when the voltage
sweeps back to positive bias and thus inhibit current flow through the channel.
Although the trap-related distortion of the MISHFET characteristics impedes a reliable DC
device analysis, further electrical and DC properties of all samples are summarized in tab. 6.3
for the sake of completeness. Mean and standard deviation of the particular parameters stem
from at least four measurements, each. Except the trend of device transconductance, most of
the parameters listed in tab. 6.3 do not follow theoretical considerations.
The decrease of the 2DEG carrier concentration, which is similar to the findings from
MOCVD-Al2O3 MISHFET, once more indicates the presence of interface traps nint. A drop of
Table 6.3: Overview of and device properties of SO Al2O3-based MISHFET.
Reference HFET SO Al2O3-based MISHFET
C(0) capacitance (pF ) 38.57 ˘ 0.33 36.04 ˘ 0.68 33.44 ˘ 1.07
Oxide thickness (nm) — 1.5 3.3
nS,mis (1012{cm´2) 8.0 ˘ 0.6a 8.1 ˘ 0.2 7.3 ˘ 0.2
µ (cm2/Vs) 2190 ˘ 37 1936 ˘ 66 1568 ˘ 26
Rsh (Ω{sq.) 357 ˘ 25 397 ˘ 12 547 ˘ 22
gm,max (mS{mm) 202 ˘ 7 189 ˘ 4 176 ˘ 10
Measured Vth (V ) ´1.73 ˘ 0.15 ´1.61 ˘ 0.07 ´1.64 ˘ 0.1
Theoretical Vthb (V ) — ´1.88 ´1.83
Median of Imesa @ 20 V (A) 2.18 ¨ 10´11 2.56 ¨ 10´10 2.58 ¨ 10´9
a Unpassivated, i.e. determined prior to Si3N4 passivation.
b With consideration of the lower nS,MIS according to eq. (6.5).
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Figure 6.20: Transfer curves of MISHFET and reference HFET. All measurements were swept
from VGS = +2 V to below threshold (full symbols) and back to +2 V (open symbols).
carrier mobility, on the other hand, was also observed for MISHFET with gate oxides established
by means of PLD (Al2O3 as well as LaLuO3), for which it was found to be attributed most
likely to the deposition technique rather than to ’bulk’ oxide properties.
6.5.4 Al2O3 formed by PLD
Amongst the different deposition techniques for Al2O3, Pulsed Laser Deposition (PLD) is
the least ’common’ or, analogous, the most experimental deposition technique to constitute
Al2O3 films. To date, no report dealing with PLD Al2O3 for AlGaN/GaN MISHFET has been
published yet.
The experiments with PLD Al2O3 gate dielectric were conducted using pieces of wafer N214C,
which were processed up to ohmic contact formation simultaneously. The relative dielectric
constant of the PLD Al2O3 films was extracted from C(0) measurements to be εr = 7.5, which
is in good agreement with theory.
Large-area MIS diode characteristics of all samples are shown in fig. 6.21. All MISHFET
suffer from the ’zero shift’ phenomenon, i.e. the premature polarity switch of the gate diode
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current, as has already been observed in case of the PLD LaLuO3-based MISHFET (see sec. 6.4).
In essence, the ’zero shift’ phenomenon was explained to originate from unintentional mobile
oxide charges, caused by contamination or by processing issues during PLD.
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Figure 6.21: Large-area MIS gate diode characteristics of PLD Al2O3-based MISHFET com-
pared to the reference Schottky HFET.
Leakage currents of the PLD Al2O3-based samples in fig. 6.21 are decreased with increasing
oxide thickness in both biasing regions, which in the first instance indicates that the leakage
current traverses vertically through the Al2O3 gate oxide. Towards higher absolute gate voltages,
however, gate currents further increase, which in turn indicates that the oxide itself is conductive
to a certain degree. Note that the leakage current of the 3 nm sample (red curve) even exceeds
the reference Schottky diode current (black curve) beyond its threshold voltage (-6 V).
Two more observations support the assumption of parasitic oxide conductivity: First, the
loss tangent observed during C-V measurements was higher for all MIS diodes compared to
the reference HFET. Normally, the opposite is the case when a series with MISHFET and
HFET are measured. Secondly, actual transistor (MIS) gate diodes did exhibit generally higher
leakage current than the reference Schottky diode, also indicating leakage current paths outside
the actual device.
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The presence of oxide conductivity affects the transfer characteristics, shown in semilog scale
for all Al2O3-based MISHFET and reference HFET in fig. 6.22. With increasing oxide thickness,
sub-threshold currents of all MISHFET are increased as well. It is evident that these currents
are flowing through the (conductive) oxide instead of the active device region.
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Figure 6.22: Transfer characteristics of PLD Al2O3-based MISHFET and reference Schottky
HFET in semilogarithmic scale, measured at VDS = 10 V. Sub-threshold currents proportionally
depend on oxide thickness, indicating that the oxide is conductive.
The remaining transistor characterization suffered too much from the oxide leakage issue to
enable reliable parameter extraction or conclusion. It should be mentioned, however, that the
carrier mobility µHall dropped by „250 cm2/Vs. A similar mobility drop, even of the same
amount of „250 cm2/Vs, was found in the experiment with PLD LaLuO3, too (see sec. 6.4).
Although the actual origin of this effect is unknown due to the lack of temperature-resolved
mobility measurements, this mobility loss presumably stems from the PLD technique itself,
since it turned out to be independent of oxide material (Al2O3 or LaLuO3) or oxide thickness.
On the basis of both experiments with PLD-based gate oxides (Al2O3 and LaLuO3), it
becomes obvious that the PLD technology applied to III-V semiconductors is not yet technically
mature and requires deeper analysis and optimization in terms of film quality and interface
formation.
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6.5.5 Al2O3 through thermal oxidation of AlInN
Generally, GaN-based ternary and quaternary alloys do not enjoy ’native’ oxides such as e.g.
silicon does. Oxidation of AlGaN barrier layers with their typically low Al compositions
(„20-35 %), for example, ends up with an intermixture of both, Al- and Ga-based oxides,
because the oxidation speed of Ga atoms is lower compared with that of Al [113, 184].
To obtain ’nearly native’ Al2O3 oxide, a relatively high Al content of the barrier layer is
required. AlInN as a barrier material, as proposed by Kuzmik [185], provides such high Al
content (up to 90% and more) and thus enables formation of a ’nearly native’ Al2O3 oxide
by means of dry thermal oxidation [186, 187, 188]. This approach avoids the demand for
external deposition procedures such as PECVD, ALD, MOCVD, etc., which cause additional
heterointerfaces as well as additional surface treatment of the AlGaN (or AlInN) barrier.
Epitaxial base material for corresponding oxidation experiments of AlInN/GaN-based het-
erostructures was provided by AIXTRON SE on a 2 inch sapphire substrate. It consists of a
„3 µm GaN buffer, followed by a „1 nm AlN spike and a 12 nm Al0.87In0.13N barrier layer.
Standard device fabrication was performed up to the formation of ohmic contacts.
Van der Pauw / Hall measurements revealed an average carrier density and mobility of
1.2¨1013 cm´2 and 650 cm2/Vs, respectively. An average contact resistance of 0.9 Ωmm
and a sheet resistivity of 800 Ω/sq. were derived using transmission line model (TLM) test
structures.
After formation of the ohmic contacts, the wafer was cleaved into 5 x 5 mm2 pieces in order
to perform multiple oxidation experiments. Blanket thermal oxidation was then carried out in
pure oxygen ambient at atmospheric pressure using various temperatures up to 800 ˝C as well
as different oxidation durations, ranging from 2 min up to 6 min. The temperature ramp of the
oxidation process was „40 ˝C per second in the lower temperature range up to 600 ˝C, followed
by „20 ˝C per second in the high-temperature range. Finally, Ni/Au (50/200 nm) metallization
was deposited by e-beam evaporation as a Schottky contact for large-area diodes as well as
circular HFET with gate length and width of LG = 2 µm and WG = 246 µm, respectively.
In fig. 6.23, ohmic contact resistance RC , sheet carrier concentration nS and carrier mobility
µ of reference and oxidized samples are presented. With increasing time and/or temperature
of thermal oxidation, a degradation of the ohmic contacts takes place, resulting in a contact
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resistance up to 2.4 Ωmm in case of the sample oxidized at 800 ˝C for 2 min. Therefore, the
application of a protective layer such as Si3N4 [186, 187] or SiO2 [184], which covers the ohmic
contacts during oxidation, is necessary in order to prevent the observed degradation of RC .
Nevertheless, this effect does not limit the analysis of the heterostructure properties presented
in the following.
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Figure 6.23: Contact resistance RC , sheet carrier density nS and carrier mobility µ of reference
and oxidized samples.
The sheet carrier concentration nS shown in fig. 6.23 was extracted from the integration of
the corresponding C-V curves (which will be discussed later, see fig. 6.26). The carrier mobility
µ was calculated using nS as well as the sheet resistivity Rsh determined by TLM measurements.
A decrease of both, nS and µ is observed with increasing oxidation treatment. The mobility
even drops almost to bulk GaN mobility values [52] in case of the 800 ˝C / 2 min oxidation.
This decrease is attributed to the presence of oxygen during thermal oxidation and not to the
temperature as such, since reference annealing experiments in vacuum and N2 ambient have
been proven to have no detrimental effect on the mobility.
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Taking into account that the carrier mobility of AlInN-based structures strongly depends on
the quality of the heterointerface, particularly on the quality of the AlN interlayer [114], the
observed mobility decrease suggests that not only the near-surface region is affected by thermal
oxidation. In the case of oxidized AlGaN/GaN heterostructures, Roccaforte et al. reported
that oxygen atoms can penetrate even deeper regions of the heterostructure via diffusion along
dislocations [184]. Typical defect densities of our samples [189] are in the range of several
109 cm´2. Thus oxygen atoms may have locally damaged the heterointerface, resulting in the
observed mobility deterioration.
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Figure 6.24: I-V characteristics of large-area MIS diodes with a gate oxide established by high-
temperature dry oxidation. The reference Schottky diode is shown for comparison.
I-V characteristics of large-area diodes are shown in fig. 6.24. Reverse gate leakage currents
were successfully suppressed by thermal oxidation by up to three orders of magnitude. The
reduction of gate leakage correlates with the increasing thermal oxidation in terms of duration
and temperature applied for the different samples, suggesting that insulating oxide films of
different film thicknesses were successfully generated.
Transfer characteristics of circular HFET with LG = 2 µm and WG = 246 µm were measured
at a drain voltage of VDS = 10 V. Drain current (full symbols) and gate current (open symbols)
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as a function of reverse gate bias are shown in fig. 6.25 in both, semi-logarithmic (left y-axis)
and linear scale (right y-axis). For the sake of clarity, only the untreated reference sample and
the samples oxidized at 700 ˝C and 800 ˝C for 2 min each are shown exemplarily, representing
the trend of the entire series.
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Figure 6.25: Drain current ID (straight lines) and gate leakage current IG (open symbols)
of the transfer characteristics of the reference sample and the samples oxidized at 700 ˝C and
800 ˝C for 2 min, each, measured with VDS = 10 V. The improvement of sub-threshold drain
leakage current is driven by the suppression of gate leakage current.
The decreased drain current of the 800 ˝C / 2 min sample is attributed not only to the
increased sheet resistance (about 1600 Ω/sq.), but also to the large contact resistance as shown
in fig. 6.23. Consistent with the reduction of gate leakage, the pinch-off behaviour is clearly
improved by thermal oxidation. Sub-threshold drain leakage currents are decreased by up to
more than two orders of magnitude, demonstrating that the sub-threshold behavior is dominated
by the corresponding gate diode characteristics.
C-V measurements of all samples are shown in fig. 6.26. A two-frequency technique [190],
using f1 = 100 kHz and f2 = 1 MHz, was used here to account for the influence of leakage
current (parallel conductance) and series resistance on the impedance and to determine the ’true’
capacitances C2f of the MIS diodes with ultrathin insulators. The relative dielectric constant
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of the AlInN barrier, εr,barrier = 9.7, extracted from the zero-bias capacitance of the reference
sample, is consistent with theory [21]. The zero-bias capacitance of all oxidized samples drops
from initially 7.34 x 107 F/cm2 (reference sample) to approximately 6.85 x 107 F/cm2 for
all oxidized samples. This value appears to be basically independent of oxidation time and
temperature in the investigated range, which gives rise to the assumption that the relative
dielectric constant of the generated oxide εr,oxide is comparable to that of the AlInN barrier.
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Figure 6.26: C-V characteristics calculated by the two-frequency technique of large-area MIS
diodes compared to the reference Schottky diode.
As depicted in the inset of fig. 6.26, the total capacitance Ctotal of the oxidized structure is a
series combination of the oxide and the barrier capacitance including the contribution of the
2DEG quantum capacitance. The latter is the capacitive contribution of the distance between
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the centroid of the 2DEG and the heterointerface3, which obeys to the analytical expression
[192]
∆d “ 69pnSq0.4
(6.6)
with nS in 1012 cm´2 and ∆d in Å. Due to the very thin barrier thicknesses involved, the
actual 2DEG centroid position cannot be neglected here. The 0.49 x 107 F/cm2 drop of Ctotal
is therefore not necessarily related to a physical increase of the barrier thickness such as the
formation of an oxide monolayer at the surface of the structure: It is rather attributed to the
decrease of the quantum capacitance as the 2DEG centroid shifts away from the heterointerface,
caused by the decrease of nS observed during thermal oxidation [192].
The thicknesses of the oxide films doxide formed during thermal oxidation were estimated by
analyzing the difference of the threshold voltages between reference and oxidized samples. The
simple parallel plate capacitor model for the series combination of oxide and barrier capacitance
is not readily applicable here to determine doxide due to the comparable relative dielectric
constants of AlInN barrier and generated oxide. The oxide thickness is related to ∆Vth by [53]
∆Vth “ Vth,HFET ¨ doxide
dbarrier
¨ εr,barrier
εr,oxide
, (6.7)
where ∆Vth “ Vth,HFET ´ Vth,MIS is the threshold voltage difference between the reference
and the oxidized samples, and doxide and dbarrier are the thicknesses of oxide and barrier layer,
respectively. It can be assumed that the AlInN barrier is successively transformed during
thermal oxidation into its ’nearly native’ Al2O3 oxide. Moreover, it has been proven that the
barrier is transformed 1:1 into oxide during dry thermal oxidation [186, 187]. Therefore, the
term dbarrier in eq. 6.7 has to be replaced by dbarrier = (12 nm - doxide), i.e. the difference
between initial barrier thickness of 12 nm and the thickness of the oxide generated during
oxidation.
Compared to the initial threshold voltage Vth,HFET = -2.5 V of the reference sample, the
extracted threshold voltages of the oxidized samples are slightly shifted towards the positive up
to Vth,MIS = -1.6 V for the sample oxidized at 800 ˝C for 2 min (see tab. 1). Eq. 6.7 can then
3 Due to the triangular shape of the potential well, the position of the 2DEG or, more precisely, its charge
centroid, is located close (few nm) to the heterointerface in the GaN buffer layer [191, 192].
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be solved for doxide by
doxide “ 12 nm
1` Vth,HFET∆Vth
(6.8)
The resulting oxide thicknesses are summarized in tab. 6.4. Thicknesses in the range between
0.6 nm (700 ˝C / 2 min oxidation) and 3.2 nm (800 ˝C / 2 min oxidation) were obtained. The
extracted oxide thicknesses correlate well with the reduction of gate leakage current observed
in the I-V measurements. The oxide thicknesses of the three samples oxidized at 700 ˝C (for 2,
4, and 6 min) exhibit a linear dependence of the square root of oxidation time (
?
t). Since such?
t-dependence is characteristic for diffusion processes, this might indicate that the oxidation
mechanism of the AlInN barrier is attributed to diffusion of oxygen atoms into the AlInN
barrier [187].
Finally, a comprehensive study of the sheet carrier concentration nS was performed in order
to investigate the formation process of the oxide as well as the oxide-AlInN interface in more
detail. As was shown in fig. 6.23, the 2DEG density nS linearly decreases with increasing oxide
thickness. Along the essential parameters which determine nS,MIS , (ΦB-∆EinsC ) and nint (see
sec. 6.1, particularly eq. (6.5)), the conduction band offset at the AlInN/oxide interface ∆EinsC
is not readily accessible by measurement or simulation.
However, it is plausible to assume that identical oxide layers were formed during thermal
oxidation in terms of bandgap, relative dielectric constant, etc. Consequently, ∆EinsC is
considered to be constant for the samples oxidized in this experiment. The conduction band
discontinuity for Al2O3 on Al0.3Ga0.7N is known to be around 2.1 eV [96, 181]. Considering
that the bandgap of Al0.87In0.13N (Eg = 5.1 eV) is about 1 eV higher than that of Al0.3Ga0.7N
(Eg = 4.1 eV) [21] and assuming that this offset of 1 eV is distributed uniformly to valence and
Table 6.4: Oxide thicknesses doxide, calculated on basis of the threshold voltage shift according
to eq. 6.8, and barrier height ΦB derived from I-V MIS diode characteristics of the oxidized
samples.
Oxidation temperature 700 ˝C 700 ˝C 700 ˝C 750 ˝C 800 ˝C
(˝C) / duration (min) 2 min 4 min 6 min 4 min 2 min
Oxide thickness (nm) 0.6 1.5 2.1 1.7 3.2
Barrier height (eV) 2.30 2.36 2.31 2.36 2.38
Threshold voltage (V) ´2.36 ´2.13 ´1.96 ´2.08 ´1.58
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conduction band, a value of ∆EinsC = 1.6 eV is used in the following for the samples fabricated
here.
The barrier height ΦB of the oxidized samples was determined by means of fitting of the I-V
characteristics, with particular consideration of the specific current components involved [67].
The methodology used here is the same as described in detail by Donoval et al. [69]. Fig. 6.27
exemplarily shows the I-V curve of a 700 ˝C / 2 min oxidized MIS diode along with the fitting
curves of thermionic emission (TE), tunneling (TU), and leakage (RL) current components.
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Figure 6.27: I-V characteristics of the MIS diode of the sample oxidized at 700 ˝C for 2 min.
The specific current components thermionic emission (TE), tunneling (TU), and leakage cur-
rent (RL) are represented by the corresponding dashed lines. The extracted barrier height,
ΦB = 2.30 eV, follows from consideration of the TE current component.
Leakage currents are negligible here due to the presence of the insulating thermal oxide
underneath the MIS gate electrode. Up to „1.8 V - „2.0 V, the charge transport in the MIS
diodes is dominated by tunneling, most likely as a consequence of the high dislocation density of
the non lattice-matched epitaxial structure used here [189]. Beyond „1.8 V - „2.0 V, thermionic
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emission becomes the dominant current transport mechanism, enabling the extraction of ΦB.
The obtained values in the range of 2.30 eV - 2.38 eV (see tab. 6.4) are in good agreement with
numbers published recently for thermally oxidized AlGaN/GaN MIS diodes [113].
According to the findings above, the linear decrease of nS,MIS with increasing oxide thickness
doxide is neither related to ∆EinsC nor to ΦB. Consequently, it is necessarily caused by the
formation of an interface state density nint during thermal oxidation. nS,MIS of all samples is
plotted in fig. 6.28 as a function of the oxide thickness (upper x-axis), or, correspondingly, of
the remaining AlInN barrier thickness (lower x-axis).
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Figure 6.28: Sheet carrier concentration nS of all samples as a function of oxide thickness or
remaining AlInN barrier thickness, respectively. The blue line illustrates the simulation assuming
an interface state density of nint = 2.5 x 1012 cm´2.
nS,MIS was then calculated according to the equations given in sec. 6.1.2 with nint as a fit
parameter. For barrier height and conduction band offset, ΦB = 2.34 eV and ∆EinsC = 1.6 eV
were used, respectively. All further material-related parameters were calculated using the
formulae given in ref. [21]. It should be noted that the untreated reference sample reveals a
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lower 2DEG density than predicted by theory (1.2 x 1013 cm´2 instead of 3.3 x 1013 cm´2). This
difference presumably results from imperfections of the epitaxial material used here [189] and
has been considered by an offset for all samples to become consistent with the experiment.
A good correlation to the measured values (except for the 750 ˝C / 4 min sample) is found
when an interface state density of nint = 2.5 x 1012 cm´2 is assumed (see blue line in fig. 6.28).
Interestingly, the amount of interface charge introduced during thermal oxidation appears to
be basically independent of the applied treatment in terms of temperature and/or duration:
The location of nint just shifts closer to the AlInN/GaN heterointerface with increasing oxide
thickness. Up to date, no trap densities have been published for thermally oxidized AlInN
structures. However, the extracted value for nint compares well with the lower range of interface
state densities reported for MISHFET with externally applied Al2O3 gate dielectric (from
1.8 x 1012 cm´2 up to 5.0 x 1012 cm´2) [96, 193].
It has been demonstrated that thermal oxidation of AlInN is a viable approach to generate
a ’nearly native’ Al2O3 oxide. The formation of the oxide itself is driven by the diffusion of
oxygen atoms into the AlInN barrier. The results indicate that a stable oxide-AlInN interface
with a low density of interface states was generated during dry thermal oxidation technique.
Besides the beneficial reduction of gate leakage current and, along with this, an improved
sub-threshold behavior, serious degradation of ohmic contact resistance, 2DEG density as well
as carrier mobility is observed with increasing thermal treatment. Nevertheless, by choosing an
appropriate processing window in terms of oxidation temperature and duration, accompanied
by an effective protection of the ohmic contacts, a significant improvement of the gate leakage
behaviour can be achieved without serious degradation of the layer properties.
6.6 Hafnium oxide
Hafnium oxide (HfO2) has attracted major interest as a high-k dielectric in Si-based CMOS
technology, because it is capable of replacing the conventional SiO2 gate insulator while
maintaining a high effective oxide thickness (EOT) with even very thin layers. The main feature
of HfO2 as a gate insulator is its high relative dielectric constant of εr « 16-21, which is at least
twice as high as the numbers of the other dielectrics used in this work (except the ’experimental’
LaLuO3). The higher εr mitigates the decrease of the gate capacitance, which in the first
instance is beneficial for the transconductance of the device (see eq. (3.8) and eq. (3.11)) and
6.6 Hafnium oxide 109
thus for the small-signal performance in terms of fT and fmax. In addition, the threshold
voltage Vth is not shifted too excessively compared to Schottky HFET.
On the other hand, HfO2 has the smallest theoretical conduction band offset to AlGaN of only
0.63 eV within this work (see tab. 6.1 in sec. 6.1.3) and does in the first instance not satisfy the
criterion for an effective suppression of leakage current (∆EinsC ě1 eV [76]). Moreover, HfO2 has
a relatively low breakdown field strength (Ebr « 4 MV/cm [128, 194]), which possibly promotes
premature breakdown and thus limits the voltage range of the device. Nevertheless, numerous
groups successfully demonstrated HfO2-based AlGaN/GaN MISHFET with reasonable leakage
current suppression and device performance [53, 57, 171, 195, 196, 197, 198, 199].
The experiments with HfO2 gate dielectric were carried out using adjacent pieces of wafer
N214B. HfO2 was deposited by means of ’atomic layer deposition’ technique (ALD) in coop-
eration with AIXTRON Inc. In order to fulfil contamination prevention regulations of the
ALD tool, it was necessary to cover all metallization of the preprocessed samples prior to oxide
deposition. For this purpose, the established baseline process was necessarily modified by means
of conducting an ’early passivation’ with the standard 120 nm Si3N4 passivation layer, followed
by subsequent opening of the gate trenches. As a consequence, gate lengths were increased by
a factor of more than two (2.4 µm instead of 1.0 µm, compare also to fig. 6.15). Moreover,
several test structures such as Hall patterns, large-area diodes and FAT-FET were not available
for device and semiconductor characterization because they remained covered by the Si3N4
passivation layer.
Initial process development and first optimization of HfO2 deposition were carried out on
the basis of tests with metal-insulator-metal (MIM) capacitors using 10 nm oxide thickness.
Systematic variation of the susceptor temperature during deposition revealed that the resulting
film resistivity (ρ) and dielectric breakdown field strength (Ebr) increased with increasing
susceptor temperature. Therefore, the susceptor temperature was set to its maximum of 360 ˝C
for the experiment. Analogous, a higher ozone concentration during the oxygen cycle of ALD
yielded better suppression of MIM leakage current and was thus chosen as default parameter.
MISHFET with HfO2 layer thicknesses of 3, 6, and 9 nm were fabricated. The target film
thicknesses were confirmed by ellipsometry measurements on 6" Si monitor wafers which were
fabricated in an ALD run immediately prior to the MISHFET run with identical deposition
parameters. The relative dielectric constant, εr = 16.0, was extracted from the zero-bias
capacitance of 6 nm thick HfO2 layers grown with optimized process condition. Given that no
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post-deposition anneal was performed in this experiment, which is known to further increase
the relative dielectric constant [178], the value of 16.0 compares well with experimental values
of ALD HfO2 layers from literature, ranging from 16.5 [200, 201] up to 21 [197] or 22.3 [199].
After deposition of HfO2 gate dielectric and Ni/Au gate metallization, the 2DEG density of
all samples was extracted from C-V measurements performed on large-area diodes. The initial
sheet carrier density, nS = 4 ¨ 1012 cm´2, is slightly decreased compared to typical Hall results
of unpassivated wafer N214B samples (nS «5¨1012 cm´2, see fig. A.1 in appendix A). This
decrease is most likely attributed to the applied surface treatment, in particular the removal
of the Si3N4 passivation layer in the gate openings via ’buffered oxide etch’ (BOE)4 wet etch,
which has been performed for the reference HFET as well in order to maintain comparability to
HfO2 MISHFET. The measured nS,MIS of the samples with 3, 6, and 9 nm HfO2 gate dielectric
are shown in fig. 6.29 (star symbols), along with the theoretically expected 2DEG density as
a function of HfO2 oxide thickness (red line, calculated by eq. (6.5) with parameters from
tab. 6.1).
At first glance, the experimentally observed 2DEG densities deviate from theoretical consider-
ations except for the value of the 9 nm sample. As was shown in sec. 6.1.3, fig. 6.5, (φ1B´∆EinsC )
and the interface-trapped charge nint are the essential parameters which determine nS,MIS . By
varying these parameters, a proper curve fit (blue line in fig. 6.29) can be found by assuming
an interface charge nint as large as 4.3 ¨ 1012 cm´2 in combination with a 0.5 eV higher
(φ1B ´∆EinsC ). Mathematically spoken, the former gives an offset for just above zero insulator
thickness, while the latter causes an adjustment of the curve’s slope (see explanation boxes in
fig. 6.29). This fitting enables an estimation of both these parameters, giving quite plausible
values comparable to findings in literature [96, 193].
The increase of φ1B ´∆EinsC of +0.5 eV could be attributed to both, an increased potential
barrier and/or a decreased conduction band offset between oxide and barrier as compared to
theory. However, it is unlikely that the conduction band offset could actually be smaller than
∆EinsC = 0.63 eV as was given in sec. 6.1.3. Other groups found band offsets of 1.1 eV [196],
1.70 eV [198], 1.71 eV [61], and even 2.5 eV [202] for the HfO2/GaN interface, even though
HfO2 was deposited by PLD (first two references) or by sputtering and oxidizing (latter two
references), respectively. Therefore, a barrier height of 1.86 eV (initial 1.36 eV plus fitting
offset of 0.5 eV) appears also plausible here. Last but not least, the HfO2-based MISHFET
4 Hydrofluoric acid buffered in NH4F.
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Figure 6.29: Measured (black stars) and calculated 2DEG density as a function of HfO2 gate
dielectric thickness. The red line represents the theoretical curve assuming φ1B ´∆EinsC = 0.73 eV
and nint = 0. Proper fitting of both these parameters (blue curve) exactly aligns with the
nS,MIS values extracted from the HfO2 MISHFET .
in this experiment revealed proper gate insulation as will be shown by means of gate diode
characteristics in the following.
Gate diode characteristics of HfO2-based MISHFET and reference HFET are shown in
fig. 6.30. Compared to the reference Schottky gate HFET, all MISHFET exhibit a significant
reduction of gate leakage current. At positive gate bias, the reduction of gate leakage currents
scales well with increasing oxide thickness. At reverse biasing, however, the magnitude of
leakage current suppression does not correlate with oxide thickness. The 9 nm device exhibits
even the highest leakage current among this series.
Moreover, reverse leakage currents of all devices do not saturate below threshold voltage,
which is indicative of the presence of lateral leakage paths [72] as introduced in sec. 5.1. In
spite of the still deficient deposition technique and/or HfO2 layer quality, however, the general
applicability of HfO2 as a gate insulator for GaN-based MISHFET was confirmed by these gate
diode I-V measurements.
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Figure 6.30: Gate diode characteristics of the HfO2-based MISHFET compared to the Schottky
gate reference. A significant reduction of gate leakage currents was achieved by application of the
HfO2 gate dielectric.
One of the key features of HfO2 is its high relative dielectric constant. In order to assess
the benefit of such high εr, transconductances of HfO2-based MISHFET were compared with
concurrently fabricated Al2O3-based MISHFET during the corresponding experiment (see
sec. 6.5.2). Fig. 6.31 shows transconductances of MISHFET with 3 nm of HfO2, H2O-Al2O3 and
O3-Al2O3 gate oxide along with a reference HFET. The HfO2-based MISHFET actually exhibits
the highest transconductance within this series (gm,max = 207 mS/mm), followed by the O3-
Al2O3-based (gm,max = 183 mS/mm) and the H2O-Al2O3-based device (gm,max = 150 mS/mm).
The maximum transconductance of the HfO2-based MISHFET even exceeds the value of the
reference HFET (gm,max = 194 mS/mm). Consequently, the higher transconductances of the
HfO2-based MISHFET also results in better small-signal performance as was confirmed by
according measurements.
Initially, a higher MISHFET transconductance as compared to a reference HFET appears to
be contradictory to theory. According to eq. (3.11), one would expect a lower transconductance
6.6 Hafnium oxide 113
-3 -2 -1 0 1
0
50
100
150
200
 
 
g m
 (m
S
/m
m
)
VGS (V)
 3 nm HfO2
 3 nm H2O - Al2O3
 3 nm  O3 - Al2O3
VDS = 10 V
 Reference HFET
Figure 6.31: Transconductances of MISHFET with 3 nm of HfO2 (blue line), O3-Al2O3 (red
line) and H2O-Al2O3 gate oxide (green line), respectively. The transconductance of the reference
Schottky gate HFET is shown for comparison (black line). The HfO2 MISHFET exhibits the
highest transconductance within this series due to the high relative dielectric constant.
for any MISHFET due to the larger gate-to-channel separation and thus the smaller gate-source
capacitance CGS . However, larger transconductances and even higher cut-off frequencies were
reported several times in literature for a variety of gate dielectrics [12, 52, 53, 54].
As was pointed out in [52], the increase in gm,max could either be attributed to a higher carrier
mobility and/or carrier velocity of the channel electrons, or to a reduced source resistance of
the MISHFET compared to HFET. In this experiment, the source resistance can be considered
to be constant for all samples because the device access region is dominated by the thick Si3N4
passivation (’passivation first’, see above). Therefore, an increase of the 2DEG carrier mobility
and/or velocity underneath the gate appears to be more likely here. Direct determination of the
electron drift mobility µd was not possible, however, because of the missing test structures.
In conclusion, the general applicability of HfO2 as a gate dielectric for AlGaN/GaN MISHFET
was proven by this first experiment. Via curve fitting, an interface state density as large as
-4.3 ¨ 1012 cm´2 was found to exist at the HfO2/AlGaN interface, accompanied by a higher
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barrier height (φ1B = 1.86 eV) than initially assumed. At the same time, the conduction band
offset appears to be large enough to effectively suppress gate leakage current. Owing to the
high relative dielectric constant and the (assumed) improved carrier velocity of the channel
electrons, HfO2-based MISHFET exhibit higher transconductance as compared to the reference
HFET and should thus enable higher small-signal performance in terms of fT and fmax, too.
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6.7 Conclusion
A multitude of gate dielectrics has been investigated with regard to their feasibility to be used
as gate dielectrics for AlNaN/GaN MISHFET. Bulk properties of these dielectrics such as
conduction band offset and relative dielectric constant were taken into account in order to
assess fundamental transistor properties such as threshold voltage and transconductance. It has
been shown that inconsistencies to theory are mainly attributed to AlGaN/insulator interface
properties, which in turn largely depend on deposition procedure and/or surface pretreatment.
As a matter of fact, the deposition procedure itself is kind of a surface (pre)treatment at the
very beginning of deposition, comprising plasma impact, thermal treatment and, not least, the
way in which the material to be deposited hits the surface.
All gate dielectrics investigated throughout this work revealed specific advantages and
drawbacks. After passing through many iterations, Si3N4 confirmed its status as a well proven
gate dielectric with good insulating properties along with reasonable 2DEG improvement in
terms of carrier mobility and density. SiO2 gate dielectric provides superior insulating properties,
but at the expense of a high level of current collapse.
LaLuO3 as a gate dielectric obviously suffers from the immaturity of the PLD technique and
its (still) moderate compatibility to III/N semiconductors, as was observed by means of the
’zero shift’ phenomenon and by the drop of carrier mobility. Both drawbacks occured in case
of PLD Al2O3 as well, which in addition to LaLuO3 comes along with a non negligible bulk
conductivity.
The various experiments dealing with Al2O3 gate dielectric have shown that besides the
’bulk’ aluminum oxide as such, the specific deposition techniques play an essential role for the
resulting 2DEG properties as well as device performance. ALD-Al2O3 stands out among the
different Al2O3 with its smooth applicability to III/N semiconductors and its good passivation
capability. However, just substituting the oxygen precursor from H2O to O3 largely affects the
resulting 2DEG and device properties.
MOCVD of Al2O3 on the one hand features easy application to MOCVD nitride semiconduc-
tors. On the other hand, the decreased 2DEG density indicates that MOCVD, when applied
after initial device processing as mesa isolation and ohmic contacts, led to distortion of 2DEG
and transistor properties. However, these drawbacks could also be attributed to improper
surface preparation prior to MOCVD. Deposition of Al2O3 immediately after growth of (Al)GaN
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without exposing the sample to air (or even without cooling down the MOCVD reactor) could
possibly overcome this issue.
Oxidation of a thin Al layer relies on the homogeneity of both, Al deposition and -oxidation.
Nevertheless, MISHFET on the basis of SO-Al2O3 revealed large hysteresis effects regarding
drain current and gate capacitance (C-V) characteristics. Direct oxidation of the barrier layer,
performed on basis of an AlInN barrier layer, showed promising transistor perfomance in terms
of reasonable gate insulation and low density of interface states.
HfO2 as one of the current popular gate oxides in silicon industry has been proven to
be a viable gate insulator candidate for AlGaN/GaN MISHFET. It provides, in spite of its
low conduction band offset to (Al)GaN, reasonable suppression of gate leakage current while
enabling good RF device properties due to its high relative dielectric constant. The high interface
density as observed in the according experiment can presumably be tackled by optimizing both,
deposition parameters as well as (Al)GaN surface pretreatment.
Tab. 6.5 concludes the author’s assessment of each of the investigated dielectrics capability to
be used as an AlGaN/GaN MISHFET gate insulator. The relevant properties are categorized
by technical maturity (“maturity”, also comprising the respective deposition technique), 2DEG
and device improvement (“2DEG”, comprising the impact on nS,MIS , µ, gm and fT /fmax, shift
of Vth, hysteresis), gate insulation/gate leakage suppression (“insulator”), passivation effect
(“passivation”), and general applicability to (Al)GaN as a representative for III/V compound
semiconductors (“applicability”).
Table 6.5: Gate dielectrics’ capabilities for fulfilling the specific requirements to be used as an
AlGaN/GaN MISHFET’s gate insulator. This assessment is not conclusive, but is based on the
experimental results achieved within this work. Possible material or technological improvements
are not taken into account.
Category Si3N4 SiO2 LaLuO3 Al2O3 HfO2
MOCVD ALD SO PLD Oxid.
Maturity ‘‘ ‘ aa l ‘ a aa a l
2DEG ‘‘ a a a ‘ aa a l ‘
Insulator ‘ ‘‘ ‘ ‘ ‘ a aa ‘ ‘
Passivation l aa – – ‘‘ – – – –
Applicability ‘‘ ‘‘ aa ‘‘a ‘‘ ‘ aa ‘ ‘‘
a Provided that oxide deposition instantaneously follows the epitaxial growth without major growth interruption.
7 Summary and outlook
This work has demonstrated that it is not easily possible to nominate one specific gate dielectric
to be the ’one and only’ first-class insulator for fabrication of AlGaN/GaN-based MISHFET. A
multitude of aspects come into play and have to be considered for the choice of an appropriate
gate insulator. Besides bulk properties such as bandgap, relative dielectric constant and
breakdown field strength, also the applicability and the specific deposition procedure were
proven to play a crucial role with respect to their interaction and applicability to III/V
semiconductors.
Gate insulation has been proven to be a function of insulator thickness, irrespectice of actual
gate dielectric used. However, the trade-off between necessary insulator thickness for proper
gate leakage current suppression versus distortion of essential transistor parameters due to
excessive CGS drop requires a differentiated view for each dielectric. Only Al2O3, more precisely
ALD H2O-Al2O3 as a gate dielectric, has shown remarkable current collapse suppression with
only 9 nm of insulator thickness. All other dielectrics under investigation require additional
passivation, although it is stated many times in literature that proper device passivation can
be achieved with a thin MISHFET’s gate dielectric.
Fundamental processing approaches regarding the specific MISHFET requirements need
careful consideration. While the choice of a proper gate metal has confirmed Ni to be a suitable
gate metallization, this result is, strictly spoken, valid for Si3N4 gate dielectric only and should
be revisited for other gate dielectrics. Interface formation comprising both, insulator/(Al)GaN
interface as well as gate metal/insulator interface, plays a vital role for proper and smooth
device behavior. In this context, possible deposition pretreatments (chemical and/or plasma
physical), which have not been considered in any detail in this work, are of prime importance
with respect to the formation of the insulator/(Al)GaN interface.
It has been stressed several times that every deposition technique is at the same time kind
of (Al)GaN surface (pre)treatment. Results of MISHFET with the various dielectrics are
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therefore not solely attributed to bulk dielectric properties, but also rely on the specific surface
treatment which necessarily takes place at the very beginning of the deposition process. As a
consequence, none of the investigated dielectrics which did not yield appropriate electrical and
device performance in this work can definitely be disproven for usage as a MISHFET’s gate
insulator.
Most of the experimental results presented in this work are based on a first attempt to
integrate specific dielectrics into the processing scheme of AlGaN/GaN MISHFET. Therefore,
the results obtained possibly represent just a snapshot of the dielectric’s real potential and
capabilities. For instance, LaLuO3 as the next-generation Si CMOS dielectric strongly suffers
from the immaturity of the deposition process which was utilized in this work. This drawback
could possibly be overcome by optimization of the according deposition parameters. To unfold
the real or ’full’ potential of the investigated dielectrics, further development on the basis of
one ore more processing iterations is indispensable, but lies beyond the scope of this work.
To summarize, it has to be emphasized that MISHFET with technically mature gate dielectrics
grown by an accordingly mature deposition technique actually exceed standard Schottky HFET
in terms of achievable output power as well as RF capability. This superior potential, which
was illustrated both theoretically and experimentally within this work, supports the prediction
that MISHFET are among the key technologies for next-generation GaN-based power amplifiers
and are about to replace conventional Schottky HFET in the future.
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A Epitaxial material
In fig. A.1, the fundamental electrical data of all Nitronex wafers used throughout this work
are summarized. 2DEG density and carrier mobility, measured by Hall and van der Pauw
measurement, are shown in the top half of fig. A.1. Resulting sheet resistances Rsh are shown
in the lower left graph, accompanied by the corresponding statistics of Rsh tabulated in the
lower right part of fig. A.1.
The multitude of measurements follows from the fact that the originally 4" GaN-on-Si wafers
were usually diced into 14 x 14 mm2 pieces in order to perform multiple experiments on
intentionally identical epitaxial base material. Moreover, each of these pieces contains numerous
test structures such as Hall patterns due to the processing mask layout used [14]. Fig. A.1
therefore illustrates a ‘global overview’ of not only the sum of measurements performed on
different pieces of a specific wafer, but also the sum of measurements performed across each
particular piece of wafer. All measurements shown in fig. A.1 stem from the unpassivated
processing state, i.e. after formation of the ohmic contacts but prior to application of a gate
dielectric and/or the gate metallization.
Although all wafers – except wafer N030G which has no AlN interlayer – exhibit intentionally
identical epitaxial structure in terms of layer thicknesses and Al mole fraction, fig. A.1 demon-
strates that the different wafers are basically not identical in terms of sheet carrier concentration,
carrier mobility and resulting sheet resistance. It can be ruled out that processing variations
could have caused such systematic deviation as observed e.g. for the sheet resistance. This
general divergency has to be considered when comparing devices which stem from different
epiwafers.
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Figure A.1: Upper row: Sheet carrier density (left) and carrier mobility (right), determined
by means of Hall effect measurements, among all wafers used in this work. Lower row: resulting
sheet resistances Rsh (left) with according statistical summary (right).
B Dielectric deposition techniques
As the deposition technique as well as its parameters was found to have a considerable impact
on resulting MISHFET or passivation performance, ALD and PLD are outlined briefly in this
chapter to provide a basical understanding of surface chemistry and/or interface formation.
B.1 Atomic Layer Deposition (ALD)
Atomic layer deposition (ALD) is a chemical vapor deposition (CVD) technique that enables
growth of various solid inorganic materials such as oxides, nitrides, etc. with atomic layer
accuracy [203]. The precise thickness control of ALD films is a key feature of this technique
compared to other thin film deposition techniques such as PECVD, sputtering or electron-beam
deposition. ALD has the capability to coat complex shapes with a conformal material layer,
resulting in a very good step coverage1 up to 100 %. Furthermore, ALD films exhibit excellent
properties such as large area thickness uniformity, low defect density, excellent film stoichiometry
and good adhesion [174].
While ALD is a very common thin film deposition technique in the Si-dominated CMOS
technology, its applicability to III-V semiconductors is currently under detailed investigation.
AlGaN/GaN MISHFET with ALD gate dielectrics have been demonstrated by various groups
up to date ([55, 142, 173, 174, 204]).
Atomic layer deposition (ALD) is a chemical gas phase deposition method for thin films, based
on sequential self-terminating gas-solid surface reactions. Single precursors are supplied into a
reaction chamber in a multitude of alternating absorption and reaction steps. Characteristic
1 Step coverage is defined as ratio of film thickness on top vs. film thickness at the wall or the bottom of a
cavity, e.g. a gate trench in recessed gate technology.
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for ALD growth is the consecutive and self-limited reaction of the precursors with the surface
of a substrate, resulting in a self-limited layer-by-layer growth.
Substrate
before deposition
Step #1
reactant A
Step #3
reactant B
Step #2
purge
Step #4
purge
Figure B.1: Principle of ALD layer growth. Reactants A and B are injected sequentially into
the reaction chamber, followed by a purge step, each.
The growth of material layers by ALD consists of repeating the following characteristic four
steps (see fig. B.1) [203]:
1. Self-terminating reaction of the first reactant (Reactant A).
2. Purge or evacuation to remove the non reacted reactants and the gaseous reaction
by-products.
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3. Self-terminating reaction of the second reactant (Reactant B) - or another treatment to
activate the surface again for the reaction of the first reactant.
4. Purge or evacuation.
These four steps, schematically illustrated in fig. B.1, constitute one ’reaction cycle’. During
the ’half reaction’ steps (steps 1 and 3), atoms which are to be included in the ALD film are
adsorbed on the surface. Simultaneously, atoms which are not to be included in the film may
be removed as gaseous reaction byproducts.
With each full reaction cycle, a given amount of material is deposited, denoted by ’growth
per cycle’ (GPC). The desired film thickness can simply be achieved by adjusting the number
of iterations of this elementary ALD cycle.
In this work, HfO2 and Al2O3 (with H2O as well as O3 oxygen precursor) were grown via
ALD in cooperation with AIXTRON Inc., Sunnyvale (CA), USA. The experimental results are
presented in sec. 6.5 and sec. 6.6, respectively.
B.2 Pulsed Laser Deposition (PLD)
Pulsed laser deposition was successfully developed and demonstrated by Smith and Turner in
1965 [205]. A feature of PLD is the possibility to deposit nearly any target material alloy. The
principle of the Pulsed Laser Deposition is illustrated in fig. B.2. Short term high energy laser
pulses of few ns pulselength are focussed on the surface of a target material. The target is
thus locally heated and evaporated, resulting in the formation of a high density plasma. Since
the evaporation takes place in a very short time due to the short laser pulses, the partial gas
pressures of the specific source materials do not need to be considered.
The target material in form of the generated plasma is then being condensed upon a substrate,
which is located in propagation direction of the plasma lobe. The substrate is usually heated
(up to several 100 ˝C) in order to increase the mobility of the adsorbed atoms and thus to
enable a rearrangement of the atoms of the resulting film into well ordered or even crystalline
structures.
The pulsed laser depsition of the Al2O3 and LaLuO3 layers used in this work was performed
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Figure B.2: Schematic illustration of the Pulsed Laser Deposition Technique (PLD). Graph
taken from ref. [156].
by the group of Prof. Mantl / Dr. Schubert in Forschungszentrum Jülich GmbH, Institut für
Bio- und Nanosysteme (IBN), Halbleiter-Nanoelektronik (IBN-1). A krypton fluoride excimer
laser Lambda Physik LPX 305i was used to generate laser pulses of energy EP=1 Joule with a
wavelength of λ = 248 nm, a pulse length of tp = 25 ns and a repetition frequency of f = 5 Hz.
The substrate temperature was set to „350 - 400 ˝C, corresponding to a chuck filament current
of 1.5 A. Oxygen (O2) was used as a process gas with a gas flow of 30 ml/min. Growth rates
were „36 nm/min for LaLuO3 and „22 nm/min for Al2O3.
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